AMBA AXI dma controller designer user guide
Abstract: DMA-330 awid communication protocol FD001 FD001 User Guide ARM DUI 0333 AMBA AXI designer user guide DMA Controller PL330 Technical Reference Manual PL330 PL330 equivalent JEP106
Contextual Info: AMBA DMA Controller DMA-330 Revision: r1p0 Technical Reference Manual Copyright 2007, 2009 ARM Limited. All rights reserved. ARM DDI 0424B ID112209 AMBA DMA Controller DMA-330 Technical Reference Manual Copyright © 2007, 2009 ARM Limited. All rights reserved.
|
Original
|
dma-3300424bid11220932-bit+9amba axi dma controller designer user guideawid communication protocolfd001fd001 user guide arm dui 0333amba axi designer user guidedma controller pl330 technical reference manualpl330pl330 equivalentjep106
|
PDF
|
ML67Q5003A
Abstract: ML675001A ML67Q5002A Q5003 ML675001 ML67Q5002 ML67Q5003
Contextual Info: ML675001/Q5002/Q5003 Series DMA Functional Restrictions Introduction This document describes a limitation in usage of the DMA controller of Oki's ML675k series of MCUs. The proper use of the DMA resource is also described. Description DMA Functional Restriction when
|
Original
|
ml675001/q5002/q5003ml675kml675001ml67q5002+5ml67q5003ml675001aml67q5002aml67q5003aq5003
|
PDF
|
DMA Controller DMA-330 Supplement to AMBA Designer ADR-301 User Guide
Abstract: adr-301 DMA-330 AMBA AXI dma controller designer user guide armv7-a dma 330 user guide pl330 DMA Controller PL330 Technical Reference Manual state machine for axi to apb bridge pl330 dma AMBA AXI
Contextual Info: CoreLink DMA Controller DMA-330 Revision: r1p1 Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0424C ID080710 CoreLink DMA Controller DMA-330 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.
|
Original
|
dma-3300424cid08071032-bit+9dma controller dma-330 supplement to amba designer adr-301 user guideadr-301amba axi dma controller designer user guidearmv7-adma 330 user guide pl330dma controller pl330 technical reference manualstate machine for axi to apb bridgepl330 dmaamba axi
|
PDF
|
AN2442
Abstract: STR91x
Contextual Info: AN2442 Application note Using the STR91xFA DMA controller Introduction This application note provides information on how to use and take full advantage of the STR91xFA DMA controller. It is intended for anyone getting started with DMA. While it is impossible to cover every possible control scenario of each peripheral DMA
|
Original
|
an2442str91xfastr91x |
PDF
|
AN2548
Abstract: spi controller with apb interface STM32F10xxx AN2548 STM32F103
Contextual Info: AN2548 Application note Using the STM32F101xx and STM32F103xx DMA controller 1 Introduction This application note describes how to use the STM32F101xx and STM32F103xx direct memory access DMA controller. The STM32F101xx and STM32F103xx DMA controller, the Cortex -M3 core, the advanced microcontroller bus architecture (AMBA) bus and the
|
Original
|
an2548stm32f101xxstm32f103xxstm32f10xxx+3spi controller with apb interfacestm32f10xxx an2548stm32f103
|
PDF
|
AN2564
Abstract: AN2548 cortex m3 amba bus architecture
Contextual Info: AN2548 Application note Using the STM32F101xx and STM32F103xx DMA controller 1 Introduction This application note describes how to use the STM32F101xx and STM32F103xx direct memory access DMA controller. The STM32F101xx and STM32F103xx DMA controller, the Cortex -M3 core, the advanced microcontroller bus architecture (AMBA) bus and the
|
Original
|
an2548stm32f101xxstm32f103xxstm32f10xxx+2an2564cortex m3 amba bus architecture
|
PDF
|
LM3S3748
Abstract: LM3S3000
Contextual Info: LM3S3748 Microcontroller ® • Number of transfers in each DMA cycle is programmable in binary steps from 1 to 1024 ■ Each DMA channel has separate outputs to indicate when a DMA cycle is active or complete UART ■ Two fully programmable 16C550-type UARTs
|
Original
|
lm3s374816c550-type16x12lm3s3000+2100-pinpb-lm3s3748-00
|
PDF
|
PWM generator by using microcontroller
Abstract: LM3S2000 AB32
Contextual Info: LM3S2678 Microcontroller ® • Number of transfers in each DMA cycle is programmable in binary steps from 1 to 1024 ■ Each DMA channel has separate outputs to indicate when a DMA cycle is active or complete Controller Area Network CAN ■ ■ ■ ■
|
Original
|
lm3s267816c550-type16x1210-bit+5lm3s2678-iqr50pb-lm3s2678-00pwm generator by using microcontrollerlm3s2000ab32
|
PDF
|
temperature controller circuit diagram using microcontroller
Abstract: LM3S2276
Contextual Info: LM3S2276 Microcontroller ® • Number of transfers in each DMA cycle is programmable in binary steps from 1 to 1024 ■ Each DMA channel has separate outputs to indicate when a DMA cycle is active or complete Controller Area Network CAN ■ ■ ■ ■
|
Original
|
lm3s227616c550-type16x1210-bit+3lm3s2276-iqr50pb-lm3s2276-00temperature controller circuit diagram using microcontroller
|
PDF
|
AMBA AXI dma controller designer user guide
Abstract: DMA Controller PL330 Technical Reference Manual FD001 dma 330 user guide pl330 FD001 User Guide ARM DUI 0333 0424A PL330 primecell PL330 pl330 dma ARM DUI 0333
Contextual Info: PrimeCell DMA Controller PL330 Revision: r0p0 Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ARM DDI 0424A PrimeCell DMA Controller (PL330) Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved.
|
Original
|
pl33032-bitamba axi dma controller designer user guidedma controller pl330 technical reference manual+7fd001dma 330 user guide pl330fd001 user guide arm dui 03330424aprimecell pl330pl330 dmaarm dui 0333
|
PDF
|
PL080 DDES 0000
Abstract: PL080 verilog code for ALU implementation 78567 design 4 channels of dma controller AHB Slave using verilog AMBA DMAC
Contextual Info: PrimeCell DMA Controller PL080 Revision: r1p3 Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. ARM DDI 0196G PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright © 2000-2001, 2003-2005 ARM Limited. All rights reserved.
|
Original
|
pl0800196gglossary-10glossary-11+6glossary-12pl080 ddes 0000verilog code for alu implementation78567design 4 channels of dma controller ahb slave using verilogamba dmac
|
PDF
|
PL081
Abstract: PL081 DDES
Contextual Info: ARM PrimeCell Single Master DMA Controller PL081 Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. ARM DDI 0218B ARM PrimeCell™ Single Master DMA Controller (PL081) Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved.
|
Original
|
pl0810218bpl081 ddes |
PDF
|
PL080
Abstract: PL080 DDES 0000 B-23 AMBA 3.0 technical summary
Contextual Info: ARM PrimeCell DMA Controller PL080 Technical Reference Manual Copyright 2000, 2001 ARM Limited. All rights reserved. ARM DDI 0196C ARM PrimeCell™ DMA Controller (PL080) Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All rights reserved.
|
Original
|
pl0800196cpl080 ddes 0000b-23+1amba 3.0 technical summary
|
PDF
|
PL081
Abstract: PL08
Contextual Info: PrimeCell Single Master DMA Controller PL081 Revision: r1p2 Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. ARM DDI 0218E PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright © 2001, 2003-2005 ARM Limited. All rights reserved.
|
Original
|
pl0810218eglossary-10glossary-11+2glossary-12pl08
|
PDF
|
|
|
IC cs 4852 circuit diagrams
Abstract: IC cs 4852 amplifier
Contextual Info: 16-Bit Precision, Low Power Meter On A Chip with Cortex-M3 and Connectivity ADuCM350 Data Sheet FEATURES Integrated full-speed USB 2.0 controller and PHY Multilayer advanced microcontroller bus architecture AMBA bus matrix Central direct memory access (DMA) controller
|
Original
|
16-bitaducm350aducm350bbczaducm350bbcz-rl+4120-ballbc-120-3ic cs 4852 circuit diagramsic cs 4852 amplifier
|
PDF
|
arm9 block diagram
Contextual Info: Features • AMBA Advanced High-performance Bus AHB Lite Compliant Master • Performs Transfers to/from APB Communication Serial Peripherals • Supports Full-duplex and Half-duplex Peripherals 1. Description The AHB Peripheral DMA Controller (PDC) transfers data between on-chip serial
|
Original
|
6031as15-jul-05arm9 block diagram |
PDF
|
lpddr3
Abstract: M25Pxxx SPEAR310 d1577
Contextual Info: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed
|
Original
|
spear310arm926arm926ej-slpddr-333/ddr2-666+516-bit32bitlpddr3m25pxxxd1577
|
PDF
|
leon3
Abstract: RTAX2000 LEON3FT STK4050II vhdl code CRC ECSS-E-ST-50-11C ahb fsm KEY Component for MIL-STD-1553 IP Core for FPGA APB VHDL code AMBA ahb bus protocol
Contextual Info: SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet GAISLER Features Description • Full implementation of SpaceWire standard ECSS-E-ST-50-12C • Protocol ID extension ECSS-E-ST-50-11C • RMAP protocol ECSS-E-ST-50-11C • AMBA AHB back-end with DMA
|
Original
|
ecss-e-st-50-12cecss-e-st-50-11cleon3rtax2000+7leon3ftstk4050iivhdl code crcahb fsmkey component for mil-std-1553 ip core for fpgaapb vhdl codeamba ahb bus protocol
|
PDF
|
ARM920T rom
Abstract: ARM920T ARM946E-S universal reciever books avr atmel dac adc ip cores atmel DSP
Contextual Info: S YSTEM L EVEL I NTEGRATION ATMEL MCU Bus Microcontroller Core Memory Controller SYSTEM BUILDING BLOCKS Program/ Data Memories RAM ROM Flash EEPROM MCU Peripherals External Memory Bus DMA Controller DSP Sybsystem DPRAM Buffer Standard Interfaces DSP Pgm DSP
|
Original
|
arm920tarm946e-sarm920t romuniversal reciever+3books avratmel dac adcip cores atmel dsp
|
PDF
|
|
Contextual Info: SPEAr320 Embedded MPU with ARM926 core for factory automation and consumer applications Preliminary data Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed
|
Original
|
spear320arm926arm926ej-slpddr-333/ddr2-666+216-bit16bit
|
PDF
|
|
Contextual Info: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed
|
Original
|
spear310arm926arm926ej-slpddr-333/ddr2-666+216-bit32bit
|
PDF
|
|
Contextual Info: Features STN LCD Panel Controller. 16x32 Pixel FIFO. 216 colors from available 65,536 SOC-STNLCD-AHB color support via palette ROM. Programmable frame rates. STN LCD Panel Controller Core Supports QVGA Panels. Pixel DMA controller.
|
Original
|
16x32 |
PDF
|
UTM RESISTOR
Abstract: MUSBHDRC MUSBHDRC USB2.0 High-Speed Dual-Role Controller verilog code for amba ahb bus verilog code for amba ahb master verilog code AMBA AHB UTM power RESISTOR verilog code for frame synchronization AMBA AHB bus protocol Mentor
Contextual Info: Soft Core RTL IP Inventra MUSBHDRC USB2.0 High-Speed Dual-Role Controller D A T A S Endpoint Control EP0 Control - Host EP0 Control - Function EP1 - 15 Control Combine Endpoints DMA Requests Transmit IN Host Transaction Scheduler Interrupt Control Interrupts
|
Original
|
30mhzpd-40136002-foutm resistor+9musbhdrcmusbhdrc usb2.0 high-speed dual-role controllerverilog code for amba ahb busverilog code for amba ahb masterverilog code amba ahbutm power resistorverilog code for frame synchronizationamba ahb bus protocolmentor
|
PDF
|
7812 TO-3
Abstract: SPEAR310 4027 pin diagram SPEAr600 M25Pxxx LK 1628 spear3XX jtag 8bit nand flash upd programmable timer ST 7812
Contextual Info: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed
|
Original
|
spear310arm926arm926ej-slpddr-333/ddr2-666+1116-bit32bit7812 to-34027 pin diagramspear600m25pxxxlk 1628spear3xx jtag8bit nand flashupd programmable timerst 7812
|
PDF
|
