PXB 4325
Abstract: EN16 TQFP-144 DAT-16 DAT16
Contextual Info: ICs for Communications Content Addressable Memory Element CAME PXB 4360 F Version 1.1 Preliminary Data Sheet 10.97 DS 1 PXB 4360 F CONFIDENTIAL Revision History: Previous Version: Page Page in previous (in current Version Version) Current Version: 10.97
|
Original
|
pxb 4325en16tqfp-144dat-16+1dat16
|
PDF
|
diode T35 12H
Abstract: T35 12H ac power adapter for notebook schematic GAL programmer schematic 7313 28 pin automatic water level controller circuit diagram PCnet32 remote control gate sytem bel 187 bel 187 transistor diagram
Contextual Info: PRELIMINARY Am79C965 PCnet -32 Single-Chip 32-Bit Ethernet Controller DISTINCTIVE CHARACTERISTICS • Single-chip Ethernet controller for 486 and Video Electronics Standards Association VESA local buses ■ Supports ISO 8802-3 (IEEE/ANSI 802.3) and Ethernet standards
|
Original
|
am79c965pcnettm-3232-bitam486tm+16am7990am79c90am79c960am79c961am79c961aam79c970adiode t35 12ht35 12hac power adapter for notebook schematicgal programmer schematic7313 28 pinautomatic water level controller circuit diagrampcnet32remote control gate sytembel 187bel 187 transistor diagram
|
PDF
|
1F0H-1F7H configuration pio
Abstract: S3 TRIO 64 HT6560A HT6560B DAT00 6560B DD15 LD11 LD12 LD04
Contextual Info: HT6560B Enhanced VL_Bus IDE Controller Features • • • • • • • • Pin-to-pin backward compatible with HT6560A VL_Bus IDE controller IDE interface to 486 and 386 DX/SX local bus VESA VL_Bus rev 1.0 compatible Connects directly to VL_Bus and IDE interface, no extra TTL needed
|
Original
|
ht6560bht6560aht-6560b/ccs37xn+81f0h-1f7h configuration pios3 trio 64dat006560bdd15ld11ld12ld04
|
PDF
|
SH 6770
Contextual Info: 1.0 Product Description 1.1 Overview The B t8 2 l5 is a bidirectional buffer with a 36-bit bidirectional port and 9-bit uni directional ports that can be configured to transfer iixed-length cells. Bach direc tion can store up to 512 36-bit words. This part, therefore, replaces eight
|
OCR Scan
|
36-bit32-bit-wide100-pinbt8215+2l821501sh 6770
|
PDF
|
lg crt monitor circuit diagram
Abstract: hs 8109 DS-17 SANYO 486dx isa bios pin assignment SP1137 hitachi plasma electronic diagram sharp lm64p DS-18 SANYO Spectrol 157 74 VGA 20 PIN LCD MONITOR CABLE CONNECTION DIAGRAM
Contextual Info: SPC8110 LOCAL BUS LCD/CRT VGA CONTROLLER Technical Manual Issue Date: 04/01/97 Document Office No. X07-GQ-001-01 Copyright 1997 S-MOS Systems Inc. All rights reserved. VDC This document, and any text derived, extracted or transmitted from it, is the sole property of S-MOS Systems Inc. and may not be used, copied,
|
Original
|
spc8110x07-gq-001-01lm334x07-gg-002-01+10lg crt monitor circuit diagramhs 8109ds-17 sanyo486dx isa bios pin assignmentsp1137hitachi plasma electronic diagramsharp lm64pds-18 sanyospectrol 157 74vga 20 pin lcd monitor cable connection diagram
|
PDF
|
79c965
Abstract: AMD 79c97* lance
Contextual Info: a P R E L IM IN A R Y Advanced Micro Devices Am79C965 PCnet -32 Single-Chip 32-Bit Ethernet Controller DISTINCTIVE CHARACTERISTICS • Single-chip Ethernet con tro ller for 486 and V ideo Electronics Standards Association VESA local buses ■ Supports ISO 8802-3 (IEEE/ANSI 802.3) and
|
OCR Scan
|
am79c96532-bitam486pcnet-32+279c965amd 79c97* lance
|
PDF
|
D11010
Abstract: SDCUV6482 D11010KFCS LD11 LD12 MPC8260 MPC947 DIN41612 128 D25-CRCW1206 SDRAM16M
Contextual Info: 12/17/01 Rev 0.1 WITH MPC8266ADS - PCI User’s Manual Board Rev. PROTOTYPE-B Semiconductor Products Sector Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can
|
Original
|
mpc8266adsd11010sdcuv6482d11010kfcs+7ld11ld12mpc8260mpc947din41612 128d25-crcw1206sdram16m
|
PDF
|
60nd02
Abstract: D0798 D05103 50MHZ S2020 S2021 d2059 DAT02 DAT06 DAT04
Contextual Info: DEVICE HIPPI SPECIFICATION SOURCE/DESTINATION INTERFACE CIRCUITS HIPPI SOURCE/DESTINATION INTERFACE CIRCUITS FEATURES S2020/S2021 HIPPI Chipset • Functionally compliant with the ANSI HIPPI standard • 32-Bit data channel • Equivalent single channel rate of 800 Mbits/sec
|
Original
|
s2020/s202132-bit16-bit600ns+11400ns60nd02d0798d0510350mhzs2020s2021d2059dat02dat06dat04
|
PDF
|
DAT29
Abstract: MCD15 dat18 ADR30 1-5R56 ADR27 Dat21 MBD14 MCD4 DK6554X
Contextual Info: MALE HEADER FOR CONNECTION OF 6554X DAUGHTER CARD PFP CARRIER . VPIA[0.23] MEMORY INTERFACE GVCC MAD[0.15] VPIA[0.23] VESA CONNECTOR MAD[0.15] VPID[0.31] R29 VPID[0.31] AA[0.8] 20K P3 VPIA0 A39 -BE1 A41 -RD 11 -RDYRTN 23 -RD BE1 -RDYRTN CCLK A42 BE2
|
Original
|
6554xvpia10dat16dat21+15adr22dat22adr23dat24adr25dat25dat29mcd15dat18adr301-5r56adr27mbd14mcd4dk6554x
|
PDF
|
sn 7600 n
Abstract: siemens rs 3010
Contextual Info: SIEMENS ICs for Communications Interworking Element IWE8 PXB 4220 Version 1.1 Data Sheet 11.96 T4220-XV11-D1-7600 PXB 4220 Revision History: Current Version: 11.96 Previous Version Product Overview Version 11.95 Page in Version Page (in new Version) Subjects (changes since last revision)
|
OCR Scan
|
t4220-xv11-d1-7600sn 7600 nsiemens rs 3010 |
PDF
|
2am SMD
Abstract: DAT16 DAT28
Contextual Info: ICs for Communications Content Addressable Memory Element CAME PXB 4360 F Version 1.1 Data Sheet 07.2000 Version 1.1 3;% 5HYLVLRQ +LVWRU\ &XUUHQW 9HUVLRQ Previous Version: Preliminary Data Sheet 11.97 DS 2) Page Page Subjects (major changes since last revision)
|
Original
|
2am smddat16dat28 |
PDF
|
DAT46
Contextual Info: Preliminary SME5431 PCI-360 SME5434PCI-440 SME5434PCI-480 m icrosystem s March 1999 UltraSPARC -!!/ CPU Module DATA SHEET 360/440/480M H z CPU; 0.25 to 2 MB L2 cache, UPA64S, 66M Hz PCI D e s c r ip t io n The SME5431PCI and SME5434PCI UltraSPARC™-IIi CPU Modules provide high-performance, SPARC v9
|
OCR Scan
|
sme5431pci-360sme5434pci-440sme5434pci-480+6360/440/480mupa64ssme5431pcisme5434pcisme1430dat46
|
PDF
|
S3 TRIO 64
Abstract: HT6560A DD15 LA15 LD01 LD31 HC11111 ld18 DAT02 DAT06
Contextual Info: HT6560A VL_Bus IDE Controller Features • • • • • • VESA VL_Bus rev 1.0 compatible. Connects directly to VL_Bus and IDE interface no extra TTL needed. Supports 16 bits and 32 bits data transfer. Zero wait_state 50MHz operation. Support read pre-fetch, posted write and I/O
|
Original
|
ht6560a50mhz100-pin11111vy33sldddt2d222+1112345nn10sk589n96876ht-6560as3 trio 64dd15la15ld01ld31hc11111ld18dat02dat06
|
PDF
|
BCDAT-9-619
Abstract: BCDAT-9-652 DAT-96-652 DAT-102-619 PS-125-150W SLSH-20375 BT 1610 circuit DAT-47-969 MIL-DTL-23053 PS-187-2W-S
Contextual Info: D O T M AT R I X LASER, INK JET & DOT MATRIX LABELS C ircuit Board and Component Identification B-652 polyimide withstands extremely high temperatures. Ideal for marking the underside of printed circuit boards and for surface-mount applications. Remains legible after contact with
|
Original
|
b-652b-110b-129b-499+16b-502b-607b-619b-637b-673b-693bcdat-9-619bcdat-9-652dat-96-652dat-102-619ps-125-150wslsh-20375bt 1610 circuitdat-47-969mil-dtl-23053ps-187-2w-s
|
PDF
|
|
|
ADR05
Abstract: 50 pins ide connector S3 TRIO 64 1F0H-1F7H ADR30 vl-bus ide controller DAT12 LD31 ADR27
Contextual Info: HT — 6560A VL_BUS IDE CONTROLLER JAN.04.1994 PAGE: A. General Description — HT–6560A is a VL_Bus IDE controller which provides a control logic and data path between 486, 386 VL_Bus and IDE drives. The HT–6560A is fully compatible with the ANSI ATA revision 3.0 specification for IDE hard disk operation
|
Original
|
adr0550 pins ide connectors3 trio 641f0h-1f7h+6adr30vl-buside controllerdat12ld31adr27
|
PDF
|
PCnet32
Abstract: LADR2 smd transistor marking code EY ST7032 PQJ160 PQR160 79c965 S8-A marking AM486TM SMD MARKING CODE t2x
Contextual Info: Am79C965A PCnet -32 Single-Chip 32-Bit Ethernet Controller DISTINCTIVE CHARACTERISTICS • Single-chip Ethernet controller for 486 and Video Electronics Standards Association VESA local buses ■ Supports ISO 8802-3 (IEEE/ANSI 802.3) and Ethernet standards
|
Original
|
am79c965apcnettm-3232-bit136-byte+15128-byteam486tmam186am386am486am29000pcnet32ladr2smd transistor marking code eyst7032pqj160pqr16079c965s8-a markingsmd marking code t2x
|
PDF
|
PCNETISA -KT/2
Contextual Info: P RE LIM INARY a Advanced Micro Devices Am79C965 PCnet -32 Single-Chip 32-Bit Ethernet Controller DISTINCTIVE CHARACTERISTICS • Single-chip Ethernet controller for 386DX, 486, and Video Electronics Standards Association VESA local buses ■ Supports ISO 8802-3 (IEEE/ANSI 802.3) and
|
OCR Scan
|
am79c96532-bit386dxam486+7am7990am79c90am79c960am79c961am79c970am79c900pcnetisa -kt/2
|
PDF
|
W06* MARKING smd code
Abstract: smd marking code W06 W08 mic SMD w06 DAT54 SMD805 smd w04 77 AMP 120527-1 M15N06 ADSP-21160
Contextual Info: Hardware Rev. 2.2 ADSP-21160 EZ-KIT Lite User Guide Part Number 500-00546 2000 Analog Devices, Inc. ALL RIGHTS RESERVED Analog Devices, Inc. Digital Signal Processing Division One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 617 329-4700 Copyright Information
|
Original
|
adsp-21160w06* marking smd codesmd marking code w06w08 mic+6smd w06dat54smd805smd w04 77amp 120527-1m15n06
|
PDF
|
SR50 Diode
Abstract: laptop motherboard chip level crb LAPTOP Motherboard CHIP LEVEL book gd6245 CL-GD6245 486SX BIOS source code 386 486DX SR10 SR15
Contextual Info: CL-GD6245 Advance Data Book FEATURES Subnotebook LCD VGA Controller • Integrated single-chip solution — — — — Compatible with IBM VGA hardware Programmable frequency synthesizer RAMDAC Frame accelerator for less power consumption ■ Direct connection to host bus
|
Original
|
cl-gd624532-bit16-bit18-bit+9sr50 diodelaptop motherboard chip level crblaptop motherboard chip level bookgd6245486sxbios source code 386486dxsr10sr15
|
PDF
|
BCR16
Contextual Info: PRELIMINARY AMD£I Am79C965 PCnet -32 Single-Chip 32-Bit Ethernet Controller DISTINCTIVE CHARACTERISTICS • Single-chip Ethernet controller for 486 and Video Electronics Standards Association VESA local buses ■ ■ Supports ISO 8802-3 (IEEE/ANSI 802.3) and
|
OCR Scan
|
am79c96532-bit136-byte128-byte+3am48680c186bcr16
|
PDF
|
free crt monitor block diagram
Abstract: Intel 486 DX SPC8110 SPC8110F0A 486DX vl-bus MDB2 mda Signal Generator
Contextual Info: PF766-03 SPC8110F Local Bus LCD/ CRT VGA Controller • DESCRIPTION The SPC8110F0A is a single chip multi-function Low Voltage LCDÅïCRT VGA Controller with an built-in RAMDAC and a Liquid Crystal Display interface. With a built-in Hardware Cursor, a Bit Block Transfer Engine, and a CPU
|
Original
|
pf766-03spc8110fspc8110f0a470mw+7free crt monitor block diagramintel 486 dxspc8110486dxvl-busmdb2mda signal generator
|
PDF
|
atx power connector for fujitsu siemens
Abstract: RS8A1002J PHOTODIODE SIEMENS B61 MF3 IC D41 smd transistor dh25 Flash SIMM 80 programmer C2681 C2761 TAJC106K025R kingbright n3
Contextual Info: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. WITH MPC8266ADS - PCI User’s Manual Board Rev. PROTOTYPE-B Semiconductor Products Sector For More Information On This Product, Go to: www.freescale.com 12/17/01 Rev 0.1 Freescale Semiconductor, Inc.
|
Original
|
mpc8266adsincidenc41atx power connector for fujitsu siemensrs8a1002j+8photodiode siemens b61mf3 ic d41smd transistor dh25flash simm 80 programmerc2681c2761tajc106k025rkingbright n3
|
PDF
|
S3 TRIO 64
Abstract: ld18 st ide controller vl-bus ADR30 6560B LA06 1F0H-1F7H configuration pio 1F0H-1F7H LD08
Contextual Info: HT — 6560B VL_BUS ENHANCED IDE CONTROLLER DEC.07.1994 PAGE: A. General Description — HT–6560B is a VL_Bus Enhanced IDE Controller which provides a control logic and data path between 486, 386 VL_Bus and IDE drives. The HT–6560B is fully compatible with the ANSI ATA revision 4a specification for IDE hard disk
|
Original
|
6560bcs37xns3 trio 64ld18 st+7ide controllervl-busadr30la061f0h-1f7h configuration pio1f0h-1f7hld08
|
PDF
|
NetMos 9835
Abstract: NM9735 NM9835CV NetMos Technology NM9835CV software 16c450 uart applications of microprocessor in printer Baud Rate Generator programming table 16C550 AD27
Contextual Info: Nm9835 NetMos Technology PCI + Dual UART and 1284 Printer Port Features Applications • Single 5-V Operation • Low Power • PCI compatible Dual UART • Pin-to-Pin compatible to Nm9735 • 16 byte transmit-receive FIFO UART • Selectable receive trigger levels
|
Original
|
nm9835nm973516c550netmos 9835+7nm9835cvnetmos technologynm9835cv software16c450 uartapplications of microprocessor in printerbaud rate generator programming tablead27
|
PDF
|
