80386SX
Abstract: DIP48 MK5025 MK5027 MK50H25 Z8000 dali Receiver 80286 instruction
Contextual Info: MK50H25 HIGH SPEED LINK LEVEL CONTROLLER SECTION 1 - FEATURES System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst
|
Original
|
mk50h25mk502525/lapdmk5027+6mk502980386sxdip48z8000dali receiver80286 instruction
|
PDF
|
mk5021
Abstract: N393 BCNT DIP48 MK5027 MK50H28 PLCC52 Z8000 A 1905 LMI
Contextual Info: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
mk50h28nt1/t391nt2/t392nn1/n391+10nn2/n392nn3/n393mk5021n393bcntdip48mk5027plcc52z8000a 1905 lmi
|
PDF
|
N393
Abstract: DIP48 MK50H25 MK50H27 MK50H28 PLCC52 Z8000 DAL13
Contextual Info: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
mk50h28nt1/t391nt2/t392nn1/n391+9nn2/n392nn3/n393n393dip48mk50h25mk50h27plcc52z8000dal13
|
PDF
|
JT-Q703
Abstract: MK50H27Q-33 bsnt1
Contextual Info: MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements
|
Original
|
mk50h27jt-q703mk50h2525/lapd+5mk50h29mk50h28mk50h27tq33bmk50h27q-33bsnt1
|
PDF
|
Q703
Abstract: DIP48 MK50H25 MK50H27 MK50H28 Z8000 JT-Q703 68000 thomson
Contextual Info: MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements
|
Original
|
mk50h27jt-q703mk50h2525/lapd+6mk50h29mk50h28q703dip48z800068000 thomson
|
PDF
|
DIP48
Abstract: MK5021 MK5027 MK50H28 PLCC52 Z8000
Contextual Info: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER ADVANCE DATA SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent (or no LMI/LIV Protocol
|
Original
|
mk50h28nt1/t391nt2/t392nn1/n391+7nn2/n392nn3/n393dip48mk5021mk5027plcc52z8000
|
PDF
|
DIP48
Abstract: MK50H25 MK50H27 MK50H28 PLCC52 Z8000 BCNT
Contextual Info: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
mk50h28nt1/t391nt2/t392nn1/n391+8nn2/n392nn3/n393dip48mk50h25mk50h27plcc52z8000bcnt
|
PDF
|
DS005687-13
Abstract: DAC0808 pin diagram MC1408P8 DAC0800 DAC0808 DAC0808 operation and pins lm1408 DAC0808NS DAC0800 DATASHEET DAC0808 datasheet
Contextual Info: DAC0808 8-Bit D/A Converter General Description Features The DAC0808 is an 8-bit monolithic digital-to-analog converter DAC featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ± 5V supplies. No reference current (IREF) trimming is required for most applications since the full scale output current is typically ± 1
|
Original
|
dac0808iref/256ds005687-13dac0808 pin diagram+7mc1408p8dac0800dac0808 operation and pinslm1408dac0808nsdac0800 datasheetdac0808 datasheet
|
PDF
|
DAC0808
Abstract: DAC0808 pin diagram DAC0808 datasheet DAC0808 operation and pins MC1408P8 lm1408 DAC0808LCN DAC0808NS DAC0800 DATASHEET MC1408 D/A converter
Contextual Info: DAC0808 8-Bit D/A Converter General Description Features The DAC0808 is an 8-bit monolithic digital-to-analog converter DAC featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ± 5V supplies. No reference current (IREF) trimming is required for most
|
Original
|
dac0808iref/256dac08dac0808 pin diagram+8dac0808 datasheetdac0808 operation and pinsmc1408p8lm1408dac0808lcndac0808nsdac0800 datasheetmc1408 d/a converter
|
PDF
|
uav design specification
Abstract: water filling station circuit diagram DALI CONTROL logical block diagram of 80286 uav electronic design water level controller using timer 555 8086 microprocessor pin description control data bus for 80286 uav design z80 cio
Contextual Info: MK50H25 HIGH SPEED LINK LEVEL CONTROLLER ADVANCE DATA SECTION 1 - FEATURES System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst
|
Original
|
mk50h25mk502525/lapdmk5027+11mk5029uav design specificationwater filling station circuit diagramdali controllogical block diagram of 80286uav electronic designwater level controller using timer 5558086 microprocessor pin descriptioncontrol data bus for 80286uav designz80 cio
|
PDF
|
mk7990
Abstract: MK5021Q10 marking r01f mk5027q10 CSR 41b datasheet SMD R01f 48-PIN MK5025 PLCC52 mk5021
Contextual Info: • 7^21237 D OMSa ^a 3ñT M S G T H SGS-THOMSON _ MK5025 CCITT X.25 LINK LEVEL CONTROLLER P R E L IM IN A R Y D A T A . CMOS ■ FULLY COMPATIBLE WITH BOTH 8-BIT OR 16-BIT SYSTEMS ■ SYSTEM CLOCK RATE TO 10MHz ■ DATE RATE UP TO 7Mbps, WITH A 64-BYTE
|
OCR Scan
|
d04s3t3mk502516-bit10mhz+1164-byte48-pinmk7990dd45432mk5021q10marking r01fmk5027q10csr 41b datasheetsmd r01fplcc52mk5021
|
PDF
|
DAC0808
Abstract: DAC0808 8-bit DAC0808NS MC1408P8 SNAS539A LM1408-8
Contextual Info: DAC0808 DAC0808 8-Bit D/A Converter Literature Number: SNAS539A DAC0808 8-Bit D/A Converter General Description Features The DAC0808 is an 8-bit monolithic digital-to-analog converter DAC featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ± 5V supplies.
|
Original
|
dac0808snas539airef/256dac0808 8-bit+3dac0808nsmc1408p8lm1408-8
|
PDF
|
SRS 4451
Contextual Info: / = T S G S -T H O M S O N MK50H25 HIGHSPEED LINK LEVEL CONTROLLER ADVANCE DATA SECTION 1 - FEATURES • System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25- 16). ■ Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted
|
OCR Scan
|
mk50h25mk50h25-mk502525/lapd+3mk5027mk5029srs 4451
|
PDF
|
|
Contextual Info: /= 7 ^ 7 # . S G S -T H O M S O N MK50H28 [fö i] D ^ © [i[L [l© T O R ! ]D © i MULTI LOGICAL LINK FRAME RELAY CONTROLLER ADVANCE DATA SECTION 1 - FEATURES • Based on ITU Q.933 Annex A and T1.617 An nex D Standards for Frame Relay Service and
|
OCR Scan
|
mk50h28nt1/t391nt2/t392nn1/n391+3nn2/n392nn3/n39300714fib
|
PDF
|
|
|
MK7990
Abstract: TSW 8088 mk5021q10
Contextual Info: SGS-THOMSON ^ D Û ^ O llL C l'Ê r ^ Q iD 'Ê l M K 5 0 2 5 CCITT X.25 LINK LEVEL CONTROLLER P R E L IM IN A R Y D A T A • CMOS . FULLY COM PATIBLE WITH BOTH 8-BIT OR 16-BIT SYSTEMS ■ SYSTEM CLOCK RATE TO 10MHz ■ DATE RATE UP TO 7Mbps, WITH A 64-BYTE
|
OCR Scan
|
16-bit10mhz64-byte48-pin+8mk7990dip48600-mplcc52k502510/02k5021q10/0tsw 8088mk5021q10
|
PDF
|
MK50250
Abstract: 00-OF dali power supply circuit diagram
Contextual Info: T 'is s a ? □Gsob'ìa t S G S -T H O M S O N g ì P 7 5 -ll-3 2 > MK5025 M O œ iU lO ïiT O iQ Û S 3GE S G S-THOMSON D CCITT X.25 LINK LEVEL CONTROLLER P R E LIM IN A R Y DATA CMOS FULLY COMPATIBLE WITH BOTH 8-BIT OR 16-BIT SYSTEMS SYSTEM CLOCK RATE TO 10MHz
|
OCR Scan
|
mk502516-bit10mhz64-byte+648-pinmk5032k5025qmk5025000-ofdali power supply circuit diagram
|
PDF
|
TSCT 2300
Abstract: 48-PIN DIP48 MK5025 MK5027 PLCC52 Z8000 DALI BASIC SO LSI-11
Contextual Info: MK5027 SS7 SIGNALLING LINK CONTROLLER CMOS FULLY COMPATIBLE WITH BOTH 8 OR 16 BIT SYSTEMS SYSTEM CLOCK RATE TO 10MHz. DATA RATE UP TO 2.5Mbps FOR SS7 PROTOCOL PROCESSING,7Mbps FOR TRANSPARENT HDLC MODE COMPLETE LEVEL 2 IMPLEMENTATION COMPATIBLE WITH 1988 CCITT, AT&T,
|
Original
|
mk502710mhz48-pinmk5025+7mk5032tsct 2300dip48plcc52z8000dali basic solsi-11
|
PDF
|
|
Contextual Info: r= 7 * • 1 /, S G S 'T H O M S O N MK50H25 M is œ U E ig T M O e i HIGHSPEED LINK LEVEL CONTROLLER AD VA N C E DATA SECTION 1 - FEATURES • System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). ■ Data rate up to 20 Mbps continuous
|
OCR Scan
|
mk50h25mk50h25-mk5025eromd07+3eromd05dal15dal14
|
PDF
|
A00B
Abstract: designing with the MC68008 Z80B AM8088 8-Bit Microprocessors CS8259 am8259 reset circuit in MC68008 AM8018 MK68590
Contextual Info: Advanced Micro Devices Interfacing the Am79C90 C-LANCE to 8-Bit Microprocessors Application Note TABLE OF CONTENTS Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
|
Original
|
am79c90hlda7990cs7990a00b+9designing with the mc68008z80bam80888-bit microprocessorscs8259am8259reset circuit in mc68008am8018mk68590
|
PDF
|
MK68590
Abstract: Mostek MK5027 DAL00 DAL08 68200 MK5025 mostek clock X25 CCITT DAL12
Contextual Info: é M ♦ k THOMSON COMPONENTS MOSTEK A D IR N C IË COMMUNICATION PRODUCTS D N FO R G M ÎiM G O ft! DATA SHEET MK5027 FEATURES VSS-GND DAL07 DAL06 DAL05 DAL04 DALD3 DALO2 DAL01 DAL00 □ CMOS □ Fully com patible with both 8 or 16 bit systems. C System clock rate to 10 M H z.
|
OCR Scan
|
mk502748-pinmk5025mk68590+9z8000lsi-11mostekdal00dal0868200mostek clockx25 ccittdal12
|
PDF
|
|
Contextual Info: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER ADVANCE DATA SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent (or no LMI/LIV Protocol
|
Original
|
mk50h28nt1/t391nt2/t392nn1/n391+2nn2/n392nn3/n393
|
PDF
|
80386SX
Abstract: DIP48 MK5025 MK5027 MK50H25 Z8000 dali power supply circuit diagram dali master many
Contextual Info: MK50H25 HIGH SPEED LINK LEVEL CONTROLLER SECTION 1 - FEATURES System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst
|
Original
|
mk50h25mk502525/lapdmk5027+6mk502980386sxdip48z8000dali power supply circuit diagramdali master many
|
PDF
|
|
Contextual Info: DAC0808 DAC0808 8-Bit D/A Converter Literature Number: SNAS539A DAC0808 8-Bit D/A Converter General Description Features The DAC0808 is an 8-bit monolithic digital-to-analog converter DAC featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ± 5V supplies.
|
Original
|
dac0808snas539airef/256 |
PDF
|
lm1408
Abstract: MC1408P7 DAC0808 MC1408L6 DAC0806 pin diagram DAC0808 pin diagram dac0806 DAC0806LC pin diagram dac0807 DAC0808 datasheet
Contextual Info: DAC0808 DAC0807 DAC0806 8-Bit D A Converters General Description The DAC0808 series is an 8-bit monolithic digital-to-analog converter DAC featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with g 5V supplies No reference current (IREF) trimming is required for
|
Original
|
dac0808dac0807dac0806lm1408+6mc1408p7mc1408l6dac0806 pin diagramdac0808 pin diagramdac0806lc pin diagramdac0808 datasheet
|
PDF
|