T45 12H
Abstract: memory decoding 80386dx 16 bit sl90 LIM EMS 4.0 N804CS
Contextual Info: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386dxsl9352t45 12hmemory decoding 80386dx 16 bit+3sl90lim ems 4.0n804cs
|
PDF
|
386sx
Abstract: 386sx chipset A21-A23 sl9350 CHIPset for 80286 via flexset SL9151
Contextual Info: y/ a SL9250 80386SX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386SX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 8 M byte of On-Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
sl925080386sximple12a2-a16+10a20gateclk8042add20386sx386sx chipseta21-a23sl9350chipset for 80286via flexsetsl9151
|
PDF
|
T45 12H
Abstract: 80386dx pipeline ROY TODD 80386DX 16 BIT Code T6S intel 80386dx 80386DX NBS16 sl9030 SL903
Contextual Info: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation. • Programmable Command Delays.
|
OCR Scan
|
80386dxsl9352t45 12h80386dx pipeline+7roy todd80386dx 16 bitcode t6sintel 80386dxnbs16sl9030sl903
|
PDF
|
SA17
Contextual Info: GICSTAR PAGE M O D E MEMORY CONTROLLER SL9350 PRELIMINARY FEATURES • 16,2 0 ,2 5 M H z O ptions. • E nhanced fast page m od e design. • Program m able w ait state options. • S h ad ow Ram feature. • Supports 16 M b yte o f on board m em ory. • Can u se 256K x 1, 1 M eg x 1,and 256K x 4 D R A M s or a m ix.
|
OCR Scan
|
sl93504160-b0121iosa17 |
PDF
|
VIA SL9011
Contextual Info: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+280387dxvia sl9011
|
PDF
|
386SX
Abstract: 5121M SL9010 D1384 intel 80386sx 80386SX 80386sx-based interleave SL9251 VIA SL9250
Contextual Info: The FlexSet PC/AT 80386SX Page Interleave M em ory Controller SL9251 PRELIMINARY FEATURES • Supports 80386SX based AT D esigns. • Up to 20 M Hz Performance. • Enhanced Fast Page M ode/Page Interleave. • Supports 8 M bytes of On-Board Memory. • Shadow RAM Feature
|
OCR Scan
|
80386sxsl9251512x512386sx+75121msl9010d1384intel 80386sx80386sx-basedinterleavevia sl9250
|
PDF
|
8042 Keyboard Controller
Abstract: 74LS245 8042 keyboard 8042 "Keyboard Controller" 5100 74ls245 logic diagram
Contextual Info: A C C MICROELECTRONICS 37E ]> • 0020010 000005*1 G ACC Micro = 5100 - 33 05 - " 5100 Peripheral Interface Controller The 5100 is a high performance CMOS device that integrates a level-sensitive interrupt sharing controller, Programmable Option Select Logic, an IBM compatible timer, and glue logic into a single
|
OCR Scan
|
144-pin74ls2450g2001g000030+10/cs8042cmro-12as6818/rd6818/wr68188042 keyboard controller8042 keyboard8042 "keyboard controller510074ls245 logic diagram
|
PDF
|
MSL9351
Abstract: DI512 sl9350 sl90 SL9351 SL9010
Contextual Info: The FlexSet PC/AT 80386DX Memory Controller _ SL9351 ADVANCED FEATURES • Supports 80386DX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of On Board Memory. • Shadow RAM Feature
|
OCR Scan
|
80386dxsl9351a2-a16a20gate+10clk8042add20nldec16a17-a19a21-a23msl9351di512sl9350sl90sl9010
|
PDF
|
T44A
Abstract: 80286 microprocessor pin out diagram sl9030 t53a 80387SX weitek ti6a 80387DX 80386 microprocessor pin out diagram via flexset
Contextual Info: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286, 80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+980387dxt44a80286 microprocessor pin out diagramsl9030t53aweitekti6a80386 microprocessor pin out diagramvia flexset
|
PDF
|
T80-T
Abstract: toggle switch t80-t sl9030 LIM EMS 4.0 80387SX de-nor intel 80386sx 80386SX L73H N804CS
Contextual Info: The FlexSet PC/AT 80386SX System & M em ory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386sxsl9252t80-ttoggle switch t80-t+7sl9030lim ems 4.080387sxde-norintel 80386sxl73hn804cs
|
PDF
|
LIM EMS 4.0
Abstract: 80387
Contextual Info: The FlexSet PC/AT 80386SX System & Memory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386sxsl9252lim ems 4.080387 |
PDF
|
ta 8742 IC
Abstract: 80836DX 80286 mouse 386R sl90 SL9030 SL9010
Contextual Info: y/a SL9095 Power M anagement Unit PRELIMINARY FEATURES • Supports 80286, 80386SX, 80386DX, and 80486 Page Mode or Cache-based Laptop designs. • IBM PC/AT Compatible. • Software Programmable Power Management Unit. Provides Individual On/Off Control. • Compatible with all CPU Clock Rates.
|
OCR Scan
|
sl909580386sx80386dxnbmw9250+9ms2805clk9010d2ta 8742 ic80836dx80286 mouse386rsl90sl9030sl9010
|
PDF
|
|
Contextual Info: PAGE MODE MEMORY CONTROLLER _ SL9250 PRELIMINARY FEATURES • 16 or 20 MHz Options. • Enhanced fast page mode design. • Programmable wait state options. • Shadow Ram feature. • Supports 8 M byte of on board memory. • Can use 256K x 1 ,1 Meg x 1, and 256K x 4 DRAMs or a mix.
|
OCR Scan
|
sl92504160-b |
PDF
|
SL9010
Abstract: 386sx sl90 cotoc4 VIA SL9250
Contextual Info: Y/A The FlexSet PC/AT 80386SX Page Interleave Memory Controller _ SL9251 PRELIMINARY FEATURES • Supports 80386SX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 8 M bytes of On-Board Memory.
|
OCR Scan
|
80386sxsl9251512x512sl9010+4386sxsl90cotoc4via sl9250
|
PDF
|
|
|
MSL9350
Abstract: 80386dx pipeline sl9350 via sl9350 via flexset
Contextual Info: SL9350 80386DX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386DX based AT Designs. • Up to 25 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 16 M byte of on Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
sl935080386dxa2-a16a20gate+7clk8042add20nbus16msl935080386dx pipelinevia sl9350via flexset
|
PDF
|
weitek
Abstract: 80387DX sl9350 t46a 80X87 INTEL HT39A refresh logic sl90 t53a SL9030
Contextual Info: y/ à SL9011 System Controller PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+1380387dx--t58anrdy32t59--weiteksl9350t46a80x87 intelht39arefresh logicsl90t53asl9030
|
PDF
|
8042 "Keyboard Controller"
Abstract: 8042 Keyboard Controller logic diagram of 74LS245 8042 keyboard 74LS245 buffer "Keyboard Controller" 74LS245 80287 CS8042 8042 controller
Contextual Info: A C C MICROELECTRONICS 37E T> m 002001a 000005^ ACC Micro = G 5100 r^£T2- - 3 3 - 0 5 " 5100 Peripheral Interface Controller The 5100 is a high performance CMOS device that integrates a level-sensitive interrupt sharing controller, Programmable Option Select Logic, an IBM compatible timer, and glue logic into a single
|
OCR Scan
|
144-pins804274ls2450d2001+14g000030/cs8042cmro-12as6818/rd68188042 "keyboard controller8042 keyboard controllerlogic diagram of 74ls2458042 keyboard74ls245 bufferkeyboard controller80287cs80428042 controller
|
PDF
|
|
Contextual Info: PA G E M O D E M EM O R Y C O N T R O LLER _ S L 9250 PRELIM IN ARY FEATURES • 16 or 20 MHz Options. • Enhanced fast page mode design. • Programmable wait state options. • Shadow Ram feature. • Supports 8 M byte of on board memory.
|
OCR Scan
|
sl92504160-b |
PDF
|
|
Contextual Info: GICSTAR PAGE MODE MEMORY CONTROLLER SL9350 PRELIMINARY FEATURES • 16,20,25 MHz Options. • Enhanced fast page mode design. • Programmable wait state options. • Shadow Ram feature. • Supports 16 M byte of on board memory. • Can use 256K x 1,1 Meg x 1, and 256K x 4 DRAMs or a mix.
|
OCR Scan
|
sl93504160-b |
PDF
|