AREJ Search Results
AREJ Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 212 54F/74F212 Connection Diagrams 144-Bit Random Access Memory With 3-State Outputs S L9 DascrTp scnpt The ’F; eed 144-bit Random Access Memory RAM organized by 9-bit array. Address inputs are buffered to minimize loadT areJAiU>t.decoded on chip. The output buffers are |
OCR Scan |
54f/74f212144-bit54f/74f | |
|
Contextual Info: TMS28F040 4 194 304-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS040-DECEMBER 1992 N PACKAGET Organization . . . 512K x 8 Separately Erasable 32K Byte Blocks Two Power Supplies 5 V and 12 V 100% TTL-Level Control Inputs Fully Automated On-Chip Erase and Byte |
OCR Scan |
tms28f040304-bitsmjs040-decembera0-a18+2 | |
tvs 6ae
Abstract: SMA6F20A marking 6ap 6bg 92 M 600-AG 6BG TVS GENERAL SEMICONDUCTOR diodes marking code me
|
Original |
sma6f20a23-nov-11vmn-pt0322-1206tvs 6ae+5 | |
stk 442 -130
Abstract: xc68hc711 XC68HC711D3 M68HC711D3 C45A M68HC11EVM MC68HC11 MC68HC711D3 ic stk 441 EEPR
|
OCR Scan |
mc68hc711d3/dmc68hc711d3suitabilitmc68hc711d31atx22547-4+9 | |
|
Contextual Info: EL7104C/EL7114C Features G eneral D escription • Industry standard driver replacement • Improved response times • Matched rise and fall times • Reduced clock skew • Low output impedance • Low input capacitance • High noise immunity • Improved clocking rate |
OCR Scan |
el7104c/el7114ctc-4420/29l7104dqd37m+1 | |
cj cl a17Contextual Info: TMS29LF004T, TMS29LF004B 524288 BY 8-BIT FLASH MEMORIES Single Power Supply Supports 2.7-V and 3.6-V Read/Write Operation Organization: 524288 x 8 Bits Array Blocking Architecture • • • • - • • • • • • • • • One 16K-Byte Protected-Boot Sector |
OCR Scan |
tms29lf004ttms29lf004bsmjs85016k-byte+3 | |
2T931A
Abstract: KT853 2T926A KT838A 2T803A 2T809A 2T904A 2T808A 2T603 2T921A
|
OCR Scan |
mokp51kobktc631ti2023ii2033+16 | |
HARRIS 82C54
Abstract: CS82C54-10 P82C54
|
OCR Scan |
m302e7182c5416-bit10mhz+6 | |
|
Contextual Info: 52E D H = 7 *7fn • 7=^237 S C S -1 H O M S O N L' Iiu r a m « D037Sbb OTT ■ SGTH s fi ^ hohson M 27C512 CMOS 512K 64K x 8 UV EPROM and OTP ROM ■ VERY FAST ACCESS TIME: 80ns ■ COMPATIBLE WITH HIGH SPEED MICRO PROCESSORS, ZERO WAIT STATE ■ LOW POWER “CMOS” CONSUMPTION: |
OCR Scan |
d037sbb27c512m27c512fdip28w+3 | |
AH276Z4-G1
Abstract: AH276 AH276Z4-AE1 AH276Z4-BE1 AH276Z4-CE1
|
Original |
az70xxah276350maot-89-3+4 | |
FZJ 101
Abstract: 772t presto II Thomson capacitors lcc M27C405 M27V405 PLCC32 TSOP32 D772
|
OCR Scan |
m27v405120ns48sec27sec+9 | |
|
Contextual Info: V I S H AY I N T E R T E C H N O L O G Y, I N C . DIODES SMA6F5.0A thru SMA6F20A Surface-Mount TRANSZORB Transient Voltage Suppressors FEATURES • Very low profile – 0.95 mm • SMA footprint compatible • Peak pulse power –– 600 W at 10/1000 µs |
Original |
sma6f20afor100 | |
800w power amplifier circuit diagram
Abstract: ANI 1015 ISO calibration certificate formats lead side brazed hermetic ADC674A
|
OCR Scan |
adc674a/883badc674asd/883badc674atd/883b28-pin+10 | |
256KX4
Abstract: V53C104B V53C104 casco battery
|
OCR Scan |
v53c104b60/60l70/70l80/80l+6 | |
|
|
|||
AO4614B
Abstract: AO4614BL
|
Original |
ao4614bao4614b/lao4614bl-ao4614bl | |
DS1232* watch dog timer
Abstract: capacitor trip device
|
OCR Scan |
ltc1232600msds1232ds1232* watch dog timer+1 | |
nmc27c512aq
Abstract: SD112b
|
OCR Scan |
nmc27c512an288-bit28-pinnmc27c512aq+1 | |
|
Contextual Info: M ic r o c h ip P I C 1 6 C 5 4 A EPROM-Based 8-Bit CMOS Microcontroller FEATURES FIGURE A - PIN CONFIGURATIONS Compatibility PDIP, SOIC, CERDIP Window • Pin and software compatible with PIC16C54 device High-Performance RISC-like CPU • Only 33 single word instructions to learn |
OCR Scan |
pic16c54200nsds30207b-page1d3201+1 | |
6A20n
Abstract: MOST25
|
OCR Scan |
6a20nmost25 | |
TST02
Abstract: AES17-1991 93rd AES171991 CS5396 CS5397
|
OCR Scan |
24-bitcs5396cs539718-bit+7 | |
FZJ 101Contextual Info: C r C . T U n M C n iü o lio m U IY IO U r a LF155 - LF255 LF156 - LF256 - LF355 - LF356 LF157 - LF357 - LF257 WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS . HIGH INPUT IMPEDANCE J-FET INPUT STAGE . HIGH SPEED J-FET OP-AMPs : UP to 20MHz, 50V/ns • OFFSET VOLTAGE ADJUST DOES NOT |
OCR Scan |
lf155lf255lf156lf256+7 | |
|
Contextual Info: KM75C02A CMOS FIFO First-in First-out FIFOj 1024 x 9 CMOS Memory FEATURES DESCRIPTION • First-in, First-out dual port memory — 1024 x 9 organization • Very high speed independent of depth/width — 25ns cycle times • Asynchronous and simultaneous read and write |
OCR Scan |
km75c02a150maidt7202a75c02a+1 | |
|
Contextual Info: ¡R samsung * 0 Semiconductor KM75C102A CMOS FIFO WITH PROGRAMMABLE FLAG Preliminary FEATURES DESCRIPTION • Flrst-lrvFlrst-Out Dual Port Memory — 1Kx9 The 75C102A is a 1K x 9 dual port memory that imple ments a special First-In-First-Out FIFO algorithm that |
OCR Scan |
km75c102a75c102a | |
jd 1803 IC
Abstract: cctkc OB 3309 RP soviet cathode ray siek 1 6H23 DSAGER00034 ROD PENTODE S3 TRIO 64
|
OCR Scan |
143hejthhjd 1803 iccctkcob 3309 rp+7 | |