10E112
Abstract: E212 transistor E175 transistor an1404 4000 SERIES MOTOROLA DATABOOK e154 DL140 E122 10E416
Contextual Info: AN1404 Application Note ECLinPS Circuit Performance at NonĆStandard VIH Levels Prepared by Todd Pearson ECL Applications Engineering This application note explains the consequences of driving an ECLinPS device with an input voltage HIGH level VIH which does not meet the maximum voltage
|
Original
|
an1404an1404/ddl14010e112+6e212 transistore175 transistor4000 series motorola databooke154e12210e416
|
PDF
|
ISL88731EVAL2Z
Abstract: diode power 1404 an1404 C8051F320 raychem j301 H1045-00473-25V10 H1045-00103-25V10 H1044-00104-16V10 ISL88731HRZ
Contextual Info: ISL88731EVAL2Z Evaluation Board Setup Procedure Application Note June 11, 2008 AN1404.0 ISL88731EVAL2Z Evaluation Board What is Needed The ISL88731 is a highly integrated battery charger controller for Li-ion/Li-ion polymer batteries with SMBus interface
|
Original
|
isl88731eval2zan1404isl88731diode power 1404+7c8051f320raychemj301h1045-00473-25v10h1045-00103-25v10h1044-00104-16v10isl88731hrz
|
PDF
|
E175 transistor
Abstract: E212 transistor 10E112 4000 SERIES MOTOROLA DATABOOK e212 - e175 an1404 small signal transistor MOTOROLA DATABOOK 10E4 E142 10E416
Contextual Info: AN1404/D ECLinPS Circuit Performance at Non-Standard VIH Levels http://onsemi.com Prepared by Todd Pearson ECL Applications Engineering APPLICATION NOTE This application note explains the consequences of driving an ECLinPS device with an input voltage HIGH level VIH which does
|
Original
|
an1404/dr14525e175 transistore212 transistor+810e1124000 series motorola databooke212 - e175an1404small signal transistor motorola databook10e4e14210e416
|
PDF
|
100EL91
Abstract: MC100EL91 MC100EL91DW MC100EL91DWR2 MC100LVEL91
Contextual Info: MC100EL91 3.3V / 5VĄTriple LVPECL / PECL Input to -5V ECL Output Translator The MC100EL91 is a triple LVPECL / PECL input to ECL output translator. The device receives standard or low voltage differential PECL signals, determined by the VCC supply level, and translates them
|
Original
|
mc100el91mc100lvel91r14525mc100el91/d+3100el91mc100el91dwmc100el91dwr2
|
PDF
|
E212 transistor
Abstract: E112 E212 MC100E112 MC100E112FN MC10E112 MC10E112FN MC10E112FNR2 D200-400
Contextual Info: MC10E112, MC100E112 5VĄECL Quad Driver The MC10E/100E112 is a quad driver with two pairs of OR/NOR outputs from each gate, and a common, buffered enable input. Using the data inputs the device can serve as an ECL memory address fan-out driver. Using just the enable input, the device serves as a clock
|
Original
|
mc10e112mc100e112mc10e/100e112mc10e/100e111+9r14525mc10e112/de212 transistore112e212mc100e112fnmc10e112fnmc10e112fnr2d200-400
|
PDF
|
AND8020
Abstract: EL90 MC100EL90 MC100EL90DW MC100EL90DWR2 100EL90
Contextual Info: MC100EL90 -3.3V / -5VĄTriple ECL Input to PECL Output Translator The MC100EL90 is a triple ECL to PECL translator. The device receives either –3.3 V or –5 V differential ECL signals, determined by the VEE supply level, and translates them to standard +5 V differential PECL
|
Original
|
mc100el90r14525mc100el90/dand8020+4el90mc100el90dwmc100el90dwr2100el90
|
PDF
|
KPT25
Abstract: EPT25 MC100EPT25 MC100EPT25D MC100EPT25DR2 MC100EPT25DT MC100EPT25DTR2 KA25 kpt25 alyw
Contextual Info: MC100EPT25 −3.3V / −5V Differential ECL to +3.3V LVTTL Translator The MC100EPT25 is a Differential ECL to LVTTL translator. This device requires +3.3 V, -3.3 V to -5.2 V, and ground. The small outline 8-lead package and the single gate of the EPT25 make it ideal
|
Original
|
mc100ept25ept25r14525mc100ept25/d+7kpt25mc100ept25dmc100ept25dr2mc100ept25dtmc100ept25dtr2ka25kpt25 alyw
|
PDF
|
LQFP32
Abstract: LQFP-32 MC100 MC100EPT622 MC100EPT622FA MC100EPT622FAR2
Contextual Info: MC100EPT622 3.3V LVTTL/LVCMOS to LVPECL Translator The MC100EPT622 is a 10- Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The device has an OR- ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs
|
Original
|
mc100ept622mc100ept622lqfp-32+5r14525mc100ept622/dlqfp32mc100ept622famc100ept622far2
|
PDF
|
marking CODE D2B
Abstract: MC100E104 MC100E104FN MC100E104FNR2 MC10E104 MC10E104FN MC10E104FNR2 marking D3B ECL IC NAND
Contextual Info: MC10E104, MC100E104 5VĄECL Quint 2ĆInput AND/NAND Gate The MC10E/100E104 is a quint 2-input AND/NAND gate. The function output F is the OR of all five AND gate outputs, while F is the NOR. The Q outputs need not be terminated if only the F outputs are to be
|
Original
|
mc10e104mc100e104mc10e/100e104mc10e104fn+9eia/jesd78r14525mc10e104/dmarking code d2bmc100e104fnmc100e104fnr2mc10e104fnr2marking d3becl ic nand
|
PDF
|
KVT23
Abstract: MC100LVELT23 MC100LVELT23D MC100LVELT23DR2 MC100LVELT23DT
Contextual Info: MC100LVELT23 3.3V Dual Differential LVPECL to LVTTL Translator The MC100LVELT23 is a dual differential LVPECL to LVTTL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The small outline 8-lead package and the dual gate design of the LVELT23 makes it ideal for applications which
|
Original
|
mc100lvelt23lvelt23mc100lvelt23/dkvt23+3mc100lvelt23dmc100lvelt23dr2mc100lvelt23dt
|
PDF
|
MC100EP90
Abstract: MC100EP90DT MC100EP90DTR2 MC10EP90 MC10EP90DT MC10EP90DTR2
Contextual Info: MC10EP90, MC100EP90 -3.3V / -5VĄTriple ECL Input to LVPECL/PECL Output Translator The MC10/100EP90 is a TRIPLE ECL TO LVPECL/PECL translator. The device receives differential LVECL or ECL signals and translates them to differential LVPECL or PECL output signals.
|
Original
|
mc10ep90mc100ep90mc10/100ep90r14525+5mc10ep90/dmc100ep90dtmc100ep90dtr2mc10ep90dtmc10ep90dtr2
|
PDF
|
MC100E116
Abstract: MC100E116FN MC100E116FNR2 MC10E116 MC10E116FN MC10E116FNR2 E116
Contextual Info: MC10E116, MC100E116 5VĄECL Quint Differential Line Receiver The MC10E/100E116 is a quint differential line receiver with emitter-follower outputs. For applications which require bandwidths greater than that of the E116, the E416 device may be of interest.
|
Original
|
mc10e116mc100e116mc10e/100e116r14525+6mc10e116/dmc100e116fnmc100e116fnr2mc10e116fnmc10e116fnr2e116
|
PDF
|
MC100LVEL01
Abstract: MC100LVEL01D 1085 SPICE model
Contextual Info: MC100LVEL01 3.3VĄECL 4-Input OR/NOR The MC100LVEL01 is a 4–input OR/NOR gate. The device is functionally equivalent to the EL01 device and works from a 3.3 V supply. With AC performance similar to the EL01 device, the LVEL01 is ideal for low voltage applications which require the ultimate in
|
Original
|
mc100lvel01lvel01kvl01r14525+3mc100lvel01/dmc100lvel01d1085 spice model
|
PDF
|
KEL04
Abstract: HL04 HEL04 e104 MC100EL04 MC10EL04 HL-04
Contextual Info: MC10EL04, MC100EL04 5VĄECL 2ĆInput AND/NAND The MC10EL/100EL04 is a 2-input AND/NAND gate. The device is functionally equivalent to the E104 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E104, the EL04 is ideally suited for those
|
Original
|
mc10el04mc100el04mc10el/100el04and8003/d+7r14525mc10el04/dkel04hl04hel04e104hl-04
|
PDF
|
|
|
KEP05
Abstract: HEP05 MC100EP05 MC10EP05
Contextual Info: MC10EP05, MC100EP05 3.3V / 5VĄECL 2-Input Differential AND/NAND The MC10/100EP05 is a 2–input differential AND/NAND gate. The device is functionally equivalent to the EL05 and LVEL05 devices. With AC performance much faster than the LVEL05 device, the EP05 is ideal for applications requiring the fastest AC performance
|
Original
|
mc10ep05mc100ep05mc10/100ep05lvel05+4r14525mc10ep05/dkep05hep05
|
PDF
|
IC CD 4030 pin configuration
Abstract: MC34182D E197 MC10E197 MC10E197FN MC10E197FNR2 root locus applications
Contextual Info: MC10E197 5V ECL Data Separator The MC10E197 is an integrated data separator designed for use in high speed hard disk drive applications. With data rate capabilities of up to 50 Mb/s the device is ideally suited for today’s and future state-of-the-art hard disk designs.
|
Original
|
mc10e197mc10e197/dic cd 4030 pin configurationmc34182d+4e197mc10e197fnmc10e197fnr2root locus applications
|
PDF
|
MC100E163
Abstract: MC100E163FN MC100E163FNR2 MC10E163 MC10E163FN MC10E163FNR2
Contextual Info: MC10E163, MC100E163 5VĄECL 2ĆBit 8:1 Multiplexer The MC10E/100E163 contains two 8:1 multiplexers with differential outputs and common select inputs. The select inputs SEL0, 1, 2 control which one of the eight data inputs (A0 – A7, B0 – B7) is propagated to the output.
|
Original
|
mc10e163mc100e163mc10e/100e163mc10e163fn+6eia/jesd78r14525mc10e163/dmc100e163fnmc100e163fnr2mc10e163fnr2
|
PDF
|
MC100EL59
Abstract: MC100EL59DW MC100EL59DWR2 AND8020
Contextual Info: MC100EL59 5VĄECL Triple 2:1 Multiplexer The MC100EL59 is a triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device useful for both data path and random
|
Original
|
mc100el59r14525mc100el59/dmc100el59dw+2mc100el59dwr2and8020
|
PDF
|
E211
Abstract: MC100E211 MC100E211FN MC100E211FNR2 MC10E211 MC10E211FN MC10E211FNR2 marking code 2b
Contextual Info: MC10E211, MC100E211 5VĄECL 1:6 Differential Clock Distribution Chip The MC10E/100E211 is a low skew 1:6 fanout device designed explicitly for low skew clock distribution applications. The E211 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed
|
Original
|
mc10e211mc100e211mc10e/100e211r14525+7mc10e211/de211mc100e211fnmc100e211fnr2mc10e211fnmc10e211fnr2marking code 2b
|
PDF
|
HEP58
Abstract: MC100EP58 MC10EP58
Contextual Info: MC10EP58, MC100EP58 3.3V / 5VĄECL 2:1 Multiplexer The MC10/100EP58 is a 2:1 multiplexer. The device is pin and functionally equivalent to the EL58 and LVEL58 devices. The 100 Series contains temperature compensation. • 310 ps Typical Propagation Delay • Maximum Frequency > 3 GHz Typical
|
Original
|
mc10ep58mc100ep58mc10/100ep58lvel58+4hep58kep58r14525mc10ep58/d
|
PDF
|
MC100E154
Abstract: MC100E154FN MC100E154FNR2 MC10E154 MC10E154FN MC10E154FNR2
Contextual Info: MC10E154, MC100E154 5VĄECL 5ĆBit 2:1 MuxĆLatch The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables LEN1, LEN2 are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on
|
Original
|
mc10e154mc100e154mc10e/100e154mc10e154fn+5r14525mc10e154/dmc100e154fnmc100e154fnr2mc10e154fnr2
|
PDF
|
KEL07
Abstract: HL-07 E107 MC100EL07 MC10EL07 hl07 IC HEL07
Contextual Info: MC10EL07, MC100EL07 5VĄECL 2ĆInput XOR/XNOR The MC10EL/100EL07 is a 2-input XOR/XNOR gate. The device is functionally equivalent to the E107 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E107, the EL07 is ideally suited for those
|
Original
|
mc10el07mc100el07mc10el/100el07and8003/d+7r14525mc10el07/dkel07hl-07e107hl07 ichel07
|
PDF
|
EL12
Abstract: MC100LVEL12 MC100LVEL12D
Contextual Info: MC100LVEL12 3.3VĄECL Low Impedance Driver The MC100LVEL12 is a low impedance drive buffer. With two pairs of OR/NOR outputs the device is ideally suited for high drive applications such as memory addressing. The device is functionally equivalent to the EL12 device and operates from a 3.3 V power supply.
|
Original
|
mc100lvel12lvel12kvl12itr14525+3mc100lvel12/del12mc100lvel12d
|
PDF
|
transistor BD 889
Abstract: MC10E1651 MC10E1651FN MC10E1651FNR2 MC10E1651L
Contextual Info: MC10E1651 5V, -5VĄECL Dual ECL Output Comparator with Latch The MC10E1651 is fabricated using ON Semiconductor’s advanced MOSAIC IIIt process. The MC10E1651 incorporates a fixed level of input hysteresis as well as output compatibility with 10 KH logic
|
Original
|
mc10e165116-pin20-pinr14525+5mc10e1651/dtransistor bd 889mc10e1651fnmc10e1651fnr2mc10e1651l
|
PDF
|
