rsn 3305
Abstract: transmission lines Twisted Pair spice model MC10EP16 100EP 0.001 MF CAPACITOR AND8020
Contextual Info: AND8020/D Termination of ECL Logic Devices Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering http://onsemi.com APPLICATION NOTE CONTENTS OF APPLICATION NOTE Introduction – DC Termination Analysis Section 3. Thevenin Equivalent/Parallel Termination
|
Original
|
and8020/dr14525rsn 3305transmission lines twisted pair spice model+4mc10ep16100ep0.001 mf capacitorand8020
|
PDF
|
transmission lines Twisted Pair spice model
Abstract: MMBD701 Twisted Pair split termination 100EP MBD301 MBD701 MC10EP16 MMBD301 diode z01
Contextual Info: AND8020/D Termination of ECL Devices with EF Emitter Follower OUTPUT Structure Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering http://onsemi.com APPLICATION NOTE CONTENTS OF APPLICATION NOTE Introduction − DC Termination Analysis
|
Original
|
and8020/dtransmission lines twisted pair spice modelmmbd701twisted pair split termination+6100epmbd301mbd701mc10ep16mmbd301diode z01
|
PDF
|
transmission lines Twisted Pair spice model
Abstract: Twisted Pair split termination MC10EP16 0.001 MF CAPACITOR
Contextual Info: AND8020/D Termination of ECL Logic Devices with EF Emitter Follower OUTPUT Structure http://onsemi.com Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering APPLICATION NOTE CONTENTS OF APPLICATION NOTE Introduction − DC Termination Analysis
|
Original
|
and8020/dtransmission lines twisted pair spice modeltwisted pair split terminationmc10ep16+10.001 mf capacitor
|
PDF
|
RSN 3305
Abstract: E416
Contextual Info: AND8020/D Termination of ECL Logic Devices Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering http://onsemi.com APPLICATION NOTE CONTENTS OF APPLICATION NOTE Introduction – DC Termination Analysis Section 3. Thevenin Equivalent/Parallel Termination
|
Original
|
and8020/dr14525rsn 3305e416 |
PDF
|
RSN 3305
Abstract: transmission lines Twisted Pair spice model MMBD701 100EP MBD301 IC CD 4030 pin configuration reflection cofficient free circuit diagram of motherboard 945 ac 625 r 381 substitution AND8020
Contextual Info: AND8020/D Termination of ECL Logic Devices Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering http://onsemi.com APPLICATION NOTE CONTENTS OF APPLICATION NOTE Introduction – DC Termination Analysis Section 3. Thevenin Equivalent/Parallel
|
Original
|
and8020/dr14525rsn 3305transmission lines twisted pair spice model+8mmbd701100epmbd301ic cd 4030 pin configurationreflection cofficientfree circuit diagram of motherboard 945ac 625 r 381 substitutionand8020
|
PDF
|
MIL-G-4520C
Abstract: NEMA FR-4 GETEK FR4 lamination TTL johnson ring counter 4520C HC49US27 160-1183-1-ND CDRH74102MC C0603C103K5RACT 000000M
Contextual Info: NB4N441MNGEVB NB4N441MNGEVB Evaluation Board User's Manual Device Name: NB4N441MN http://onsemi.com EVAL BOARD USER’S MANUAL Description Board Features The NB4N441MNG is a precision clock PLL based synthesizer which generates select differential LVPECL clock output frequencies from 12.5 MHz to 425 MHz. A
|
Original
|
nb4n441mngevbnb4n441mnnb4n441mngevbum2073/d+10mil-g-4520cnema fr-4getek fr4 laminationttl johnson ring counter4520chc49us27160-1183-1-ndcdrh74102mcc0603c103k5ract000000m
|
PDF
|
5621 transistor
Abstract: 4gd1
Contextual Info: NB6L295 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential LVPECL Outputs Multi−Level Inputs w/ Internal Termination The NB6L295 is a Dual Channel Programmable Delay Chip http://onsemi.com designed primarily for Clock or Data de−skewing and timing
|
Original
|
nb6l295qfn-24nb6l295/d5621 transistor+14gd1
|
PDF
|
detector c band
Abstract: AD9773 AD9773BSV AD9773EB P1B10 SV-80
Contextual Info: 12-Bit, 160 MSPS 2؋/4؋/8؋ Interpolating Dual TxDAC+ D/A Converter AD9773* FEATURES 12-Bit Resolution, 160 MSPS/400 MSPS Input/Output Data Rate Selectable 2؋/4؋/8؋ Interpolating Filter Programmable Channel Gain and Offset Adjustment f S/4, fS/8 Digital Quadrature Modulation Capability
|
Original
|
12-bitad9773msps/400c02857+5detector c bandad9773bsvad9773ebp1b10sv-80
|
PDF
|
100EL91
Abstract: MC100EL91 MC100EL91DW MC100EL91DWR2 MC100LVEL91
Contextual Info: MC100EL91 3.3V / 5VĄTriple LVPECL / PECL Input to -5V ECL Output Translator The MC100EL91 is a triple LVPECL / PECL input to ECL output translator. The device receives standard or low voltage differential PECL signals, determined by the VCC supply level, and translates them
|
Original
|
mc100el91mc100lvel91r14525mc100el91/d+3100el91mc100el91dwmc100el91dwr2
|
PDF
|
E212 transistor
Abstract: E112 E212 MC100E112 MC100E112FN MC10E112 MC10E112FN MC10E112FNR2 D200-400
Contextual Info: MC10E112, MC100E112 5VĄECL Quad Driver The MC10E/100E112 is a quad driver with two pairs of OR/NOR outputs from each gate, and a common, buffered enable input. Using the data inputs the device can serve as an ECL memory address fan-out driver. Using just the enable input, the device serves as a clock
|
Original
|
mc10e112mc100e112mc10e/100e112mc10e/100e111+9r14525mc10e112/de212 transistore112e212mc100e112fnmc10e112fnmc10e112fnr2d200-400
|
PDF
|
AND8020
Abstract: EL90 MC100EL90 MC100EL90DW MC100EL90DWR2 100EL90
Contextual Info: MC100EL90 -3.3V / -5VĄTriple ECL Input to PECL Output Translator The MC100EL90 is a triple ECL to PECL translator. The device receives either –3.3 V or –5 V differential ECL signals, determined by the VEE supply level, and translates them to standard +5 V differential PECL
|
Original
|
mc100el90r14525mc100el90/dand8020+4el90mc100el90dwmc100el90dwr2100el90
|
PDF
|
KPT25
Abstract: EPT25 MC100EPT25 MC100EPT25D MC100EPT25DR2 MC100EPT25DT MC100EPT25DTR2 KA25 kpt25 alyw
Contextual Info: MC100EPT25 −3.3V / −5V Differential ECL to +3.3V LVTTL Translator The MC100EPT25 is a Differential ECL to LVTTL translator. This device requires +3.3 V, -3.3 V to -5.2 V, and ground. The small outline 8-lead package and the single gate of the EPT25 make it ideal
|
Original
|
mc100ept25ept25r14525mc100ept25/d+7kpt25mc100ept25dmc100ept25dr2mc100ept25dtmc100ept25dtr2ka25kpt25 alyw
|
PDF
|
LQFP32
Abstract: LQFP-32 MC100 MC100EPT622 MC100EPT622FA MC100EPT622FAR2
Contextual Info: MC100EPT622 3.3V LVTTL/LVCMOS to LVPECL Translator The MC100EPT622 is a 10- Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The device has an OR- ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs
|
Original
|
mc100ept622mc100ept622lqfp-32+5r14525mc100ept622/dlqfp32mc100ept622famc100ept622far2
|
PDF
|
marking CODE D2B
Abstract: MC100E104 MC100E104FN MC100E104FNR2 MC10E104 MC10E104FN MC10E104FNR2 marking D3B ECL IC NAND
Contextual Info: MC10E104, MC100E104 5VĄECL Quint 2ĆInput AND/NAND Gate The MC10E/100E104 is a quint 2-input AND/NAND gate. The function output F is the OR of all five AND gate outputs, while F is the NOR. The Q outputs need not be terminated if only the F outputs are to be
|
Original
|
mc10e104mc100e104mc10e/100e104mc10e104fn+9eia/jesd78r14525mc10e104/dmarking code d2bmc100e104fnmc100e104fnr2mc10e104fnr2marking d3becl ic nand
|
PDF
|
|
|
MC100EP90
Abstract: MC100EP90DT MC100EP90DTR2 MC10EP90 MC10EP90DT MC10EP90DTR2
Contextual Info: MC10EP90, MC100EP90 -3.3V / -5VĄTriple ECL Input to LVPECL/PECL Output Translator The MC10/100EP90 is a TRIPLE ECL TO LVPECL/PECL translator. The device receives differential LVECL or ECL signals and translates them to differential LVPECL or PECL output signals.
|
Original
|
mc10ep90mc100ep90mc10/100ep90r14525+5mc10ep90/dmc100ep90dtmc100ep90dtr2mc10ep90dtmc10ep90dtr2
|
PDF
|
MC100E116
Abstract: MC100E116FN MC100E116FNR2 MC10E116 MC10E116FN MC10E116FNR2 E116
Contextual Info: MC10E116, MC100E116 5VĄECL Quint Differential Line Receiver The MC10E/100E116 is a quint differential line receiver with emitter-follower outputs. For applications which require bandwidths greater than that of the E116, the E416 device may be of interest.
|
Original
|
mc10e116mc100e116mc10e/100e116r14525+6mc10e116/dmc100e116fnmc100e116fnr2mc10e116fnmc10e116fnr2e116
|
PDF
|
MC100LVEL01
Abstract: MC100LVEL01D 1085 SPICE model
Contextual Info: MC100LVEL01 3.3VĄECL 4-Input OR/NOR The MC100LVEL01 is a 4–input OR/NOR gate. The device is functionally equivalent to the EL01 device and works from a 3.3 V supply. With AC performance similar to the EL01 device, the LVEL01 is ideal for low voltage applications which require the ultimate in
|
Original
|
mc100lvel01lvel01kvl01r14525+3mc100lvel01/dmc100lvel01d1085 spice model
|
PDF
|
KEL04
Abstract: HL04 HEL04 e104 MC100EL04 MC10EL04 HL-04
Contextual Info: MC10EL04, MC100EL04 5VĄECL 2ĆInput AND/NAND The MC10EL/100EL04 is a 2-input AND/NAND gate. The device is functionally equivalent to the E104 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E104, the EL04 is ideally suited for those
|
Original
|
mc10el04mc100el04mc10el/100el04and8003/d+7r14525mc10el04/dkel04hl04hel04e104hl-04
|
PDF
|
N100
Abstract: NB100LVEP17 NB100LVEP17DT NB100LVEP17DTR2 NB100LVEP17MN TSSOP-20 qfn24 socket N100 transistor QFN-24
Contextual Info: NB100LVEP17 2.5V / 3.3V / 5V ECL Quad Differential Driver/Receiver The NB100LVEP17 is a 4-bit differential line receiver. The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications.
|
Original
|
nb100lvep17r14525nb100lvep17/dn100+7nb100lvep17dtnb100lvep17dtr2nb100lvep17mntssop-20qfn24 socketn100 transistorqfn-24
|
PDF
|
KEP05
Abstract: HEP05 MC100EP05 MC10EP05
Contextual Info: MC10EP05, MC100EP05 3.3V / 5VĄECL 2-Input Differential AND/NAND The MC10/100EP05 is a 2–input differential AND/NAND gate. The device is functionally equivalent to the EL05 and LVEL05 devices. With AC performance much faster than the LVEL05 device, the EP05 is ideal for applications requiring the fastest AC performance
|
Original
|
mc10ep05mc100ep05mc10/100ep05lvel05+4r14525mc10ep05/dkep05hep05
|
PDF
|
NBXDBA012
Abstract: NBXDBA012LN1TAG on-semiconductor data
Contextual Info: NBXDBA012 3.3 V, 106.25 MHz / 212.5 MHz LVPECL Clock Oscillator The NBXDBA012 dual frequency crystal oscillator XO is designed to meet today's requirements for 3.3ĂV LVPECL clock generation applications. The device uses a high Q fundamental crystal and Phase Lock Loop (PLL) multiplier to provide selectable 106.25
|
Original
|
nbxdba012nbxdba012/dnbxdba012ln1tagon-semiconductor data |
PDF
|
EP809
Abstract: MC100EP809 MC100EP809FA MC100EP809FAG MC100 SY89809L MC100EP809FAR2 MC100EP809FAR2G
Contextual Info: MC100EP809 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable http://onsemi.com Description The MC100EP809 is a low skew 1−to−9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into
|
Original
|
mc100ep809mc100ep809/dep809mc100ep809fa+5mc100ep809fagmc100sy89809lmc100ep809far2mc100ep809far2g
|
PDF
|
100EL91
Abstract: MC100EL91 MC100LVEL91
Contextual Info: MC100EL91 5 V Triple PECL Input to −5 V ECL Output Translator Description The MC100EL91 is a triple PECL input to ECL output translator. The device receives standard voltage differential PECL signals, determined by the VCC supply level, and translates them to differential
|
Original
|
mc100el91mc100lvel91mc100el91/d100el91 |
PDF
|
MC10EP016
Abstract: MC100EP016 MC10E016
Contextual Info: MC10EP016, MC100EP016 3.3V / 5V ECL 8−Bit Synchronous Binary Up Counter The MC10/100EP016 is a high−speed synchronous, presettable, cascadeable 8−bit binary counter. Architecture and operation are the same as the MC10E016 in the ECLinPS family. The counter features internal feedback to TC gated by the TCLD
|
Original
|
mc10ep016mc100ep016mc10/100ep016mc10e016+1mc10ep016/d
|
PDF
|
