|
Contextual Info: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT ^ 0 4 8 1 8 5 0 for Rev.L 8 M-BIT SYNCHRONOUS GRAM 128K-WORD BY 32-BIT BY 2-BANK Description The ,uPD481850 is a synchronous graphics memory SGRAM organized as 131,072 words x 32 bits x 2 banks random access port.
|
OCR Scan
|
128k-word32-bitupd481850100-pin+4s100gf-65-jbtjupd481850pd481850pd481850gf-jbt
|
PDF
|
nec dsp 32bit opcode
Abstract: D481850
Contextual Info: PRELIMINARY NEC / MOS Integrated Circuit UPD481850 8Mb Synchronous Graphics Memory 128Kword x 32b it x 2 Banks p.PD481850 is a synchronous graphics memory (SGRAM) organized as 128Kwords x 32bit x 2 Bank random access port. This device can operate up to 100MHz by using synchronous
|
OCR Scan
|
128kwordupd481850128kwords32bit+3100mhznec dsp 32bit opcoded481850
|
PDF
|
mip 2h2
Abstract: Solid state CCIR ca 152 sh ei 33ca RGB565 to rgb888 PMB 8888 660-227 331 dim hee nv tag 8514 SERVICE MANUAL tv sharp A205D
Contextual Info: Advance This document contains information on a product under development. Information is not warranted and is subject to change. Bt2166 High-Performance PCI/AGP 3D Video/Graphics Controller Applications Feature Summary • • • • • • • Microsoft Windows 95 Direct3D accelerator
|
OCR Scan
|
bt2166l2166mip 2h2solid state ccir ca 152+8sh ei 33cargb565 to rgb888pmb 8888660-227331 dim hee nvtag 8514service manual tv sharpa205d
|
PDF
|
VG264265B
Abstract: TC5117405CSJ hyundai cross reference guide TC51V16160 Micron 4MX32 EDO SIMM dram cross reference cross reference tc5117800cft SAMSUNG Cross Reference
Contextual Info: Cross Reference Guide 1.3. Cross Reference Guide 1.3.1. Cross Reference of 256kxl6 DRAM Vendors\Configuration VIS Hitachi Hyundai Micron Motorola NEC Samsung Toshiba TI 256kxl6, 5V, EDO VG264265B HM514265D HY514264B MT4C16270 N/A PD4244265LE KM416C254D TC5144265D
|
OCR Scan
|
256kxl6vg264265bhm514265dhy514264b+13mt4c16270upd4244265lekm416c254dtc5144265dtc5117405csjhyundaicross reference guidetc51v16160micron 4mx32 edo simmdram cross referencecross referencetc5117800cftsamsung cross reference
|
PDF
|
D481850
Abstract: NEC D481850 D481
Contextual Info: DATA SHEET NEC / MOS INTEGRATED CIRCUIT 481850 ¿ ÎP D 8M-bit Synchronous GRAM Description The ¿¿PD481850 is a synchronous graphics memory SGRAM organized as 131,072 words x 32 bits x 2 banks random access port. This device can operate up to 100 MHz by using synchronous interface. Also, it has 8-column Block Write function
|
OCR Scan
|
upd481850100-pins100gf-65-jbtjupd481850+4mpd481850gf-jbtd481850nec d481850d481
|
PDF
|
GA15 ECU Pinout Diagram
Abstract: NEC c317 A54 ZENER nec c277 Keithley 136 Multi sb82371SB motherboard s3 virge gx Flash ROM 28F001 virge ZENER A29
Contextual Info: Embedded Processor Module Evaluation Platform Developer’s Manual April 1998 Order Number: 273122-004 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
ga15 ecu pinout diagramnec c317a54 zenernec c277+6keithley 136 multisb82371sb motherboards3 virge gxflash rom 28f001virgezener a29
|
PDF
|
nec eric-2
Abstract: UPD481
Contextual Info: PRELIMINARY DATA SHEET NEC / MOS INTEGRATED CIRCUIT ¿¿PD4 8 1 8 5 0 8 M-bit Synchronous GRAM for Rev.L Description The /jPD 481 850 is a synchrono us graphics m em o ry SG R AM organized as 131,072 w ords x 32 b its x 2 banks random access port. T his device can ope rate up to 100 M Hz b y using synchronous interface.
|
OCR Scan
|
s100gf-65-jbtupd481850pd481850/jpd481650gf-jbt+3100-pinnec eric-2upd481
|
PDF
|
NEC marking code A4X
Abstract: 2XD marking
Contextual Info: DATA SHEET NEC MOS INTEGRATED CIRCUIT 8M-bit Synchronous GRAM Description The //PD481850 is a synchronous graphics memory SGRAM organized as 131,072 words x 32 bits x 2 banks random access port. This device can operate up to 100 MHz by using synchronous interface. Also, it has 8-column Block Write function
|
OCR Scan
|
upd481850100-pins100gf-65-jbtpd481850+4/xpd481850pd481850gf-jbtnec marking code a4x2xd marking
|
PDF
|
PD481850GF
Abstract: D481850
Contextual Info: DATA SHEET NEC MOS INTEGRATED CIRCUIT /¿PD 481850 8M-bit Synchronous GRAM Description The iiPD481850 is a synchronous graphics memory SGRAM organized as 131,072 words x 32 bits x 2 banks random access port. This device can operate up to 100 MHz by using synchronous interface. Also, it has 8-column Block Write function
|
OCR Scan
|
upd481850100-pin-613i8-787io+7s1000f-w-jbtb4e7525ddb3t73ppd481850/1pd481850gf-jbtpd481850gfd481850
|
PDF
|
|
Contextual Info: DATA SHEET NEC MOS INTEGRATED CIRCUIT ¿¿PD4 8 1 8 5 0 8M-bit Synchronous GRAM Description The ^PD481850 is a synchronous graphics memory SGRAM organized as 131,072 words x 32 bits x 2 banks random access port. This device can operate up to 100 MHz by using synchronous interface. Also, it has 8-column Block Write function
|
OCR Scan
|
pd481850100-pinf-65-jbupd481850+1pd481850gf-jbt
|
PDF
|
IBM025161LG5D60
Abstract: gm72v16821 MD908 KM48S2020 TC59R1809 GM72V1682 KM4232W259Q60 KM416S1120A IBM025171LG5D-70 KM44S4020AT
Contextual Info: Fujitsu Microelectronics Inc. Hitachi America Ltd. Hyundai Electronics America Inc. IBM Microelectronics LG Semicon America Inc. formerly Goldstar Mitsubishi Electronics America Inc. NEC Electronics Inc. Micron Technology Inc. Mosel Vitelic Inc. MoSys Inc.
|
Original
|
mb81141621mb81141622mb81g8322mb81116421+13tc59r16082ns500mhztc59r0808ibm025161lg5d60gm72v16821md908km48s2020tc59r1809gm72v1682km4232w259q60km416s1120aibm025171lg5d-70km44s4020at
|
PDF
|
mip 2h2
Abstract: 9709h TAG 8409 ior 504H IOR 514H D773 STM 6960 transistor D895 transistor D773 syn 7580
Contextual Info: Advance This document contains information on a product under development. Information is not warranted and is subject to change. Bt2166 High-Performance PCI/AGP 3D Video/Graphics Controller Applications Feature Summary • • • • • • • Microsoft Windows 95 Direct3D accelerator
|
Original
|
bt2166bt2166ahfmip 2h29709h+8tag 8409ior 504hior 514hd773stm 6960transistor d895transistor d773syn 7580
|
PDF
|
D481850G
Abstract: t838 D481850
Contextual Info: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT ¿ P D 481850 f o r R e v . L 8 M-BIT SYNCHRONOUS GRAM 128K-WORD BY 32-BIT BY 2-BANK Description The /¿PD481850 is a synchronous graphics memory (SGRAM organized as 131,072 words x 32 bits x 2 banks random access port.
|
OCR Scan
|
128k-word32-bitupd481850100-pin+3d481850gt838d481850
|
PDF
|