ICS93V855 Search Results
ICS93V855 Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| ICS93V855 | Integrated Circuit Systems | Original | 65.73KB | 9 | |||
| ICS93V855I | Integrated Circuit Systems | DDR Phase Lock Loop Clock Driver | Original | 65.58KB | 9 |
ICS93V855 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
93V855AContextual Info: ICS93V855 Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Product Description/Features: • Low skew, low jitter PLL clock driver • External feedback pins for input to output synchronization |
Original |
ics93v855650ps950ps93v855ag+6 | |
93V855A
Abstract: 93V855AGLF
|
Original |
ics93v855i650ps950ps93v855ag+6 | |
93V855AContextual Info: ICS93V855I Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps |
Original |
ics93v855i650ps950ps93v855ag+6 | |
|
Contextual Info: ICS93V855I Integrated Circuit Systems, Inc. Preliminary Product Preview DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps |
Original |
ics93v855i650ps950psmo-153+2 | |
cn17-3
Abstract: ICS93V855 CN173
|
Original |
ics93v855650ps950psmo-153+4 | |
|
Contextual Info: ICS93V855 Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps |
Original |
ics93v855650ps950psmo-153+2 | |
|
Contextual Info: ICS93V855I Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps |
Original |
ics93v855i650ps950psmo-153+2 | |
ICS93V855IContextual Info: ICS93V855I Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps |
Original |
ics93v855i650ps950psopera40+3 | |
ICS954141CFLF
Abstract: ics954310bglf ICS9LPRS552AGLF ICS9LPR316AGLF ics952617 ICS954206AGLF ICS9LP505 ICS9LP505-2 ICS954123BFLF L0607
|
Original |
l-0607-01r16-oct-06ics9lprs588cglfics9p750cglf+14 | |
CRM1076DJ
Abstract: ICS954123BFLF ICS671GI-16LF ICS954148AFLF IDT5V5218PGGI crm 1066c ics633 IDTQS5V993-5QI ics954148af ICS950913CF
|
Original |
a0704-01idtqs74fct2374tsoidtqs74fct2574atqidtqs74fct2827atso+16 | |
ICS954141CFLF
Abstract: ICS954123BFLF ICS1883AF Psg16 ICS954148AFLF ICS951417AFLF ICS954128AF ics952603df ics448R ics455r
|
Original |
l-0607-014-aug-20062510bgiicsmk3741s+15 | |
ICS859S0212
Abstract: EME-G600 ICS280G IDT5V5218PGGI EME G600 IDT71256L35PDG IDT74FCT245ATQG ICS650AG-54LF ICS475G ICS854104AGLF
|
Original |
a0704-01r1idtqs3vh257s1idtqs5lv931-80qgidtqs3126q+15 | |
88E1111-BAB
Abstract: 88E1145-BBM 88E1111-CAA marvell 64360 Marvell 64460 88E1011S-RCJ 88E1141 88E1011S-BAB 88E1043-BCA 88E1111
|
Original |
750cxehz-60088e1111-bab88e1145-bbm+8 |