BV48A Search Results
BV48A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
VFBGA
Abstract: BV48A BV36A
|
Original |
36-leadbv36a48-leadbv48a+1 | |
WCMC4016V9B-55Contextual Info: WCMC4016V9B ADVANCE INFORMATION 4Mb 256K x 16 Pseudo Static RAM Features HIGH or CE2 LOW or both BHE and BLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE1 HIGH or CE2 LOW), outputs are disabled (OE HIGH), both Byte High |
Original |
wcmc4016v9bi/o15wcmc4016v9b-55 | |
CYK128K16SCCBContextual Info: CYK128K16SCCB 2-Mbit 128K x 16 Pseudo Static RAM Functional Description[1] Features • Advanced low power MoBL architecture The CYK128K16SCCB is a high-performance CMOS pseudo static RAMs (PSRAM) organized as 128K words by 16 bits that supports an asynchronous memory interface. This device |
Original |
cyk128k16sccbi/o15cyk128k16sccbu | |
|
Contextual Info: CY81U032X16A7A MoBL3 PRELIMINARY 32M 2M x 16 SRAM Features (OE HIGH), or during a write operation (CE LOW and WE LOW). • Very high speed: 70 ns • Advanced low-power MoBL architecture • Wide voltage range: — VCC range: 2.3V – 3.1V • • • |
Original |
cy81u032x16a7ai/o15 | |
14027
Abstract: BV48A WCMC1616V9X WCMC1616V9X-FI70
|
Original |
wcmc1616v9x14027bv48awcmc1616v9x-fi70 | |
WCMC2016V9B-55
Abstract: z1012
|
Original |
wcmc2016v9bi/o15wcmc2016v9b-55z1012 | |
|
Contextual Info: CY62177V25 MoBL3 PRELIMINARY 32M MoBL3 SRAM Features are disabled OE HIGH , or during a Write operation (CE LOW and WE LOW). • Advanced low-power MoBL Architecture • Wide voltage range: — VCC range: 2.3V – 3.1V • • • • • Writing to the device is accomplished by taking Chip Enable |
Original |
cy62177v25i/o15 | |
|
Contextual Info: THIS SPEC IS OBSOLETE Spec No: 38-05391 Spec Title: CY62158DV30 MoBL, 8-Mbit 1024K x 8 MoBL Static RAM Sunset Owner: Anuj Chakrapani (AJU) Replaced by: None CY62158DV30 MoBL 8-Mbit (1024K x 8) MoBL® Static RAM This is ideal for providing More Battery Life (MoBL®) in |
Original |
cy62158dv301024kcy62158dv | |
CY62167DV30L-55ZI
Abstract: CY62167DV30
|
Original |
cy62167dv3016-mbiti/o1548-lead+3 | |
ultra fine pitch BGA
Abstract: CY62147CV25 CY62147CV30 CY62147CV33 CY62147V
|
Original |
cy62147cv25/30/33i/o15cy62147cv25cy62147cv30+3 | |
CYK128K16SCCBContextual Info: CYK128K16SCCB 2-Mbit 128K x 16 Pseudo Static RAM Functional Description[1] Features • Advanced low-power MoBL architecture The CYK128K16SCCB is a high-performance CMOS pseudo static RAM (PSRAM) organized as 128K words by 16 bits that supports an asynchronous memory interface. This device |
Original |
cyk128k16sccbi/o15cyk128k16sccbu | |
CY62137CV18
Abstract: 1105
|
Original |
cy62137cv18i/o15cy62137bv181105 | |
CY62136CV
Abstract: CY62136CV30 CY62136CV33 CY62136V
|
Original |
cy62136cv30/33cy62136cvi/o15cy62136cv33+2 | |
|
Contextual Info: CY62147DV18 MoBL2 PRELIMINARY 4 Mb 256K x 16 Static RAM Features • • • • • • • • • mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable |
Original |
cy62147dv18cy62147cv1848-balli/o15 | |
|
|
|||
|
Contextual Info: CYK256K16SCCB 4-Mbit 256K x 16 Pseudo Static RAM Functional Description[1] Features • Advanced low power MoBL architecture The CYK256K16SCCB is a high-performance CMOS pseudo static RAM (PSRAM) organized as 256K words by 16 bits that supports an asynchronous memory interface. This device |
Original |
cyk256k16sccbcyk256k16sccbu | |
|
Contextual Info: CYK256K16MCCB MoBL3 PRELIMINARY 4-Mbit 256K x 16 Pseudo Static RAM Features can be put into standby mode when deselected (CE HIGH or both BHE and BLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH ), outputs are disabled (OE HIGH), both |
Original |
cyk256k16mccb48-balli/o15 | |
CY81U016X16A7AContextual Info: CY81U016X16A7A MoBL3 PRELIMINARY 16M 1M x 16 SRAM Features (OE HIGH), or during a write operation (CE LOW and WE LOW). • Very high speed: 70 ns • Advanced low-power MoBL architecture • Wide voltage range: — VCC range: 2.3V – 3.1V • • |
Original |
cy81u016x16a7ai/o15 | |
CY62157CV18
Abstract: CY62157DV20
|
Original |
cy62157dv20i/o1555-ns70-ns+1 | |
|
Contextual Info: CY7C1011CV33 2-Mbit 128 K x 16 Static RAM 2-Mbit (128 K × 16) Static RAM Features Functional Description • Temperature ranges ❐ Industrial: –40 °C to 85 °C ❐ Automotive-A: –40 °C to 85 °C ❐ Automotive-E: –40 °C to 125 °C The CY7C1011CV33 is a high performance complementary |
Original |
cy7c1011cv33i/o15 | |
CY62126BV
Abstract: CY62126DV30 CY62126DV30L
|
Original |
26dv30cy62126dv30i/o15cy62126bv+1 | |
|
Contextual Info: CY7C1011CV33 2-Mbit 128 K x 16 Static RAM 2-Mbit (128 K × 16) Static RAM Functional Description Features The CY7C1011CV33 is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 131,072 words by 16 bits. This device has an automatic power |
Original |
cy7c1011cv33cy7c1011bv33 | |
CY62157CV25
Abstract: CY62157CV30 CY62157CV33 CY62157DV30 cy62157dv30l-55zxi
|
Original |
cy62157dv30i/o15cy62157cv25cy62157cv30+4 | |
CY62126BV
Abstract: CY62126DV30 CY62126DV30L
|
Original |
cy62126dv30i/o1570-nscy62126bv+1 | |
|
Contextual Info: CY62126DV30 MoBL PRELIMINARY 1 Mb 64K x 16 Static RAM Features • • • • • • • • Very high speed: 55 ns Wide voltage range: 2.2V to 3.6V Pin compatible with CY62126BV Ultra-low active power — Typical active current: 0.5 mA @ f = 1 MHz — Typical active current: 5 mA @ f = fMAX |
Original |
cy62126dv30cy62126bv48-ball44-lead | |