lm294oct
Abstract: d71054c D71055C lm294oct-12 74c928 7486 XOR GATE interfacing ADC 0808 with 8086 microprocessor 555 7490 7447 7 segment LED display Motorola 74LS76 NEC D71055C
Contextual Info: Integrated Circuits 74LS Series Featuring better performance than standard 7400 series devices, the 74LS series also uses about 1/5th the power. Part# Pins Description 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS06 74LS07 74LS08 74LS09 74LS10 74LS11 74LS12
|
Original
|
74ls0074ls0174ls0274ls03+1674ls0474ls0574ls0674ls0774ls0874ls09lm294octd71054cd71055clm294oct-1274c9287486 xor gateinterfacing adc 0808 with 8086 microprocessor555 7490 7447 7 segment led displaymotorola 74ls76nec d71055c
|
PDF
|
TTL 74HC00
Abstract: 74LS00 TTL TTL 74ls00 74LS00 gate diagram 74ls00 74LS00 function table pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00
Contextual Info: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in
|
OCR Scan
|
gd54/74hc00gd54/74hct0054/74ls00gd74hct00+12gd54hct00d0q457qttl 74hc0074ls00 ttlttl 74ls0074ls00 gate diagram74ls0074ls00 function tablepin configuration logic symbol 74ls00logic symbol 74ls0074hc005v 74hc00
|
PDF
|
|
Contextual Info: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in
|
OCR Scan
|
gd54/74hc00gd54/74hct0054/74ls00 |
PDF
|
74LS00 function table
Abstract: pin configuration logic symbol 74LS00 ls 7400 specification of 74ls00 74LS00 pin configuration logic symbol 74LS00 pin configuration 74LS00 7400 ls TTL 74ls00 TTL LS 7400
Contextual Info: Signelics | 7400, LS00, S00 Gates Quad Two-Input NAND Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE 7400 74LS00 74S00 TYPICAL SUPPLY CURRENT TOTAL 9ns 8mA 9.5ns 1.6mA 3ns 15mA ORDERING CODE COMMERCIAL RANGE VCC = 5 V ± 5 % ; TA = 0°C to + 70°C
|
OCR Scan
|
74ls0074s00n7400nn74ls00n+13n74s00nn74ls00dn74sood74ls00 function tablepin configuration logic symbol 74ls00ls 7400specification of 74ls0074ls00 pin configurationlogic symbol 74ls00pin configuration 74ls007400 lsttl 74ls00ttl ls 7400
|
PDF
|
74LS00 pin configuration
Abstract: gd74ls04 74LS00 function table 74LS00 pin configuration 74LS00 74LS00 Electrical and Switching characteristics 74LS04 NOT gate GD74LSOO 74LS00 clock frequency pin configuration 74LS04
Contextual Info: GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates, jt^ performs the Boolean functions Y = A B or Y = A + B in positive logic. Pin Configuration V cc 4B 4A 4Y 3B 3A 3Y 1B tY 2A 2B 2Y GND Function Table each gate
|
OCR Scan
|
gd54/74ls00gd74lsoogd74ls0474ls04+874ls00 pin configuration74ls00 function table74ls00pin configuration 74ls0074ls00 electrical and switching characteristics74ls04 not gate74ls00 clock frequencypin configuration 74ls04
|
PDF
|
74LS324
Abstract: 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent
Contextual Info: N T E ELECTRONICS INC 17E H ^3125=1 G0G513S Q B - o S V. ! - TRANSISTOR-TRANSISTOR LOGIC INCLUDES SERIES 74C CMOS NTE TYPE NO. •DESCRIPTION . 7214 7400 74C00 74H00 74LS00 74S00 3-State Sel/Mlpx Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos
|
OCR Scan
|
g0g513s74c0074h0074ls00+1674s0074h0174ls0174c0274ls0274s0274ls3247400 ttl74ls3277402, 7404, 7408, 7432, 740080c9674251 multiplexer74c923 equivalentflip-flop 747374ls324 equivalent74c08 equivalent
|
PDF
|
74LS00 clock frequency
Abstract: 74LS00 function table pin configuration 74LS00
Contextual Info: GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates. K performs the Boolean functions Y = A B or Y = A + B in positive logic. Pin Configuration V cc 4B 4A 4Y 3B 3A 14 13 12 11 10 9 3Y 8 lIoJ lioJ
|
OCR Scan
|
gd54/74ls00d74ls00d74ls0474ls00 clock frequency+274ls00 function tablepin configuration 74ls00
|
PDF
|
CI 74LS00
Abstract: CI 7400 74LS00 7400 74S00 7400 pin configuration 7400 fan-out 74LS00 fan-out 74ls00 N7400N 74H00 S5400F
Contextual Info: 54/7400 54H/74H00 54S/74S00 54LS/74LS00 ORDERING CODE PACKAGES PIN CONF. PIN CONFIGURATIONS See Section 9 for further Package and Ordering Information. C O M M ER C IA L RANGES vcc = 5V ± 5%; T a = 0"C to *70°C Plastic DIP Fig. A Fig. A N7400N N74S00N
|
OCR Scan
|
54h/74h0054s/74s0054ls/74ls00n7400n+15n74h00nn74s00nn74ls00nn7400fn74h00fn74s00fci 74ls00ci 740074ls00 7400 74s007400 pin configuration7400 fan-out74ls00 fan-out74ls0074h00s5400f
|
PDF
|
IC 74LS00
Abstract: 74LS00 74LS00 pin configuration 74LS00 function table pin configuration 74LS00 NAND 74LS00 74LS00 clock frequency 74LS00 Electrical and Switching characteristics 74LS00 application 74ls00 NAND gate
Contextual Info: GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Pin Configuration V cc 4B 4A 4Y 3B 3A 3Y 14 13 12 11 10 9 8 Function Table each gate
|
OCR Scan
|
gd54/74ls00402b757ic 74ls0074ls00+874ls00 pin configuration74ls00 function tablepin configuration 74ls00nand 74ls0074ls00 clock frequency74ls00 electrical and switching characteristics74ls00 application74ls00 nand gate
|
PDF
|
74LS00P
Abstract: 74LS00 pinout 74LS00 fan-out 74LS00 7400 74S00 7400 fan-out 74LS00PC 7400PC 74LS00 74LS00D 74LS00DC
Contextual Info: 00 CO NNECTIO N DIAGRAMS PINOUT A 54/7400 ^ o n et* 54H /74H 00Ä eU9 5 4 S /7 4 S 0 0 ^' /V 54LS/74LS00^'/ bUi QUAD 2-INPUT NAND GATE ORDERING CODE: See Section 9 CO M M ERCIAL GRADE PIN PKGS Vcc = +5.0 V ±5%, = 0° C to +70° C OUT M ILITARY GRADE Vcc = +5.0 V ±10%,
|
OCR Scan
|
54h/74h0054s/74s0054ls/74ls0054/74h+1454/74s54/74ls7400pc74h00pc74ls00pc74s00pc74ls00p74ls00 pinout74ls00 fan-out74ls00 7400 74s007400 fan-out74ls0074ls00d74ls00dc
|
PDF
|
74LS00 truth table
Abstract: 74LS00 Electrical and Switching characteristics LC74HC00
Contextual Info: SANYO SEMICONDUCTOR CORP 1EE D I 7 cn7D7ti f-ÿ ï'-'ü 3003A CM O S High-Speed Standard Logic LC74HC Senes Quad 2-Input N A N D Gate 1 6738 Features • The LC74HC00 consists of 4 identical 2-input NAND gates. • Uses CMOS silicon gate process technology to achieve operating speeds similar to LS-TTL (74LS00 with the
|
OCR Scan
|
lc74hclc74hc0074ls0054ls/74ls+274ls00 truth table74ls00 electrical and switching characteristics
|
PDF
|
7400 signetics
Abstract: 74LS00 7400 74S00 74LS00 function table 7400 pin configuration N7400N TTL 7400 propagation delay 74LS00 DATA TTL 7400 7400 signetics TTL 74LS00
Contextual Info: Signetics I 7400, LS00, S00 Gates Quad Two-Input NAND Gate Product Specification Logic Products TYPE TY PIC A L PR O PAG ATIO N D ELAY 7400 74LS00 74S00 TY P IC A L S U P P LY C U R R E N T TO TAL 9ns 8m A 9.5 n s 1.6m A 3n s 15m A ORDERING CODE C O M M ER C IA L R A N G E
|
OCR Scan
|
74ls0074s00n7400nn74ls00n+13n74s00nn74ls00dn74s00d10sul10lsul7400 signetics74ls00 7400 74s0074ls00 function table7400 pin configurationttl 7400 propagation delay74ls00 datattl 74007400 signetics ttl
|
PDF
|
74LS00 CMOS
Abstract: 74LS00 gate diagram 74LS00 circuit diagram with voltage ttl 74ls00 series 74LS00 pinout CMOS 74LS00 74LS00 gate diagram nand 74LS00 74LS00 QUAD 2-INPUT NAND GATE pin diagram of 74ls00
Contextual Info: S AN YO SEMICONDUCTOR CORP 1EE. D I 7 cn 7 0 7 b QODBS^ T -m -zi ¡•HlBl C M O S High-Speed Standard Logic LC74HC Series 3034 A , Quad 2-Input NAND Gate 21 3 8A • Features • The L C 7 4 H C 0 0 M consists o f 4 identical 2-input N A N D gates. • Uses C M O S silicon gate process technology to achieve operating speeds sim ilar to L S -T T L (74LS00 w ith the
|
OCR Scan
|
7ch707kilc74hc00wblc74hclc74hc00m+1374ls0054ls/74lstas8510sec74ls00 cmos74ls00 gate diagram74ls00 circuit diagram with voltagettl 74ls00 series74ls00 pinoutcmos 74ls0074ls00 gate diagram nand74ls00 quad 2-input nand gatepin diagram of 74ls00
|
PDF
|
ls 7400
Abstract: 7400 signetics TTL TTL LS 7400 7400 ls 7400 pin configuration TTL 7400 propagation delay 74l500 74LS00 signetics 74ls00 tr tf 74LS00 function table
Contextual Info: Signetìcs I 7400, LS00, S00 Gates Quad Two-Input NAND Gate Product Specification Logic Products TY PE T Y P IC A L PR O P A G A TIO N D E LA Y T Y P IC A L SU P P LY C U R R E N T TO T A L 9ns 8m A 74LS00 9.5ns 1.6mA 74SOO 3ns 15m A 7400 ORDERING CODE C O M M E R C IA L RA NG E
|
OCR Scan
|
74ls0074soon7400nn74ls00n+16n74s00nn74ls00dn74s00d10sul10lsulwf07570sls 74007400 signetics ttlttl ls 74007400 ls7400 pin configurationttl 7400 propagation delay74l50074ls00 signetics74ls00 tr tf74ls00 function table
|
PDF
|
|
|
datasheet of ic 74ls00
Abstract: pin diagram of ic 74ls00 pin diagram of 74ls00 motorola 74LS00 74LS00 74HC74 decoder 74HC74 inverter wait 74LS00 impedance 74LS00 application
Contextual Info: Freescale Semiconductor, Inc. PCMCIA RELEASE 2.0 INTERFACE BOARD FOR DRAGONBALL UPDATE DATE : 24 NOV 98 DTACK GENERATOR Freescale Semiconductor, Inc. The DTACK Generator is a state machine. It delays the memory or I/O access cycle of the PC Card when the card asserts the *WAIT signal.
|
Original
|
0xfff44b0xfff4490xfff4480xfff443+120xfff4410xfff440datasheet of ic 74ls00pin diagram of ic 74ls00pin diagram of 74ls00motorola 74ls0074ls0074hc74 decoder74hc74inverter wait74ls00 impedance74ls00 application
|
PDF
|
pin diagram of 74ls00
Abstract: 74HC04 74HC74 74LS00 74LS00 impedance 74ls00 circuit diagram 74LS00 application motorola 74LS00 74HC74 decoder inverter wait
Contextual Info: Freescale Semiconductor, Inc. PCMCIA RELEASE 2.0 INTERFACE BOARD FOR DRAGONBALL UPDATE DATE : 24 NOV 98 DTACK GENERATOR ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005 Freescale Semiconductor, Inc. The DTACK Generator is a state machine. It delays the memory or I/O access cycle of the
|
Original
|
informatfff4480xfff4430xfff4410xfff440+130xfff44b0xfff4490xfff448pin diagram of 74ls0074hc0474hc7474ls0074ls00 impedance74ls00 circuit diagram74ls00 applicationmotorola 74ls0074hc74 decoderinverter wait
|
PDF
|
pin diagram of 74ls00
Abstract: 74LS00 74ls00 datasheet 74HC74 motorola 74LS00 74HC74 decoder inverter wait memory card circuit diagram 74HC240 74LS00 impedance
Contextual Info: PCMCIA RELEASE 2.0 INTERFACE BOARD FOR DRAGONBALL UPDATE DATE : 24 NOV 98 DTACK GENERATOR The DTACK Generator is a state machine. It delays the memory or I/O access cycle of the PC Card when the card asserts the *WAIT signal. The state diagram is shown in Figure 0-1
|
Original
|
74hc040xfff44b0xfff4490xfff448+130xfff4430xfff4410xfff440pin diagram of 74ls0074ls0074ls00 datasheet74hc74motorola 74ls0074hc74 decoderinverter waitmemory card circuit diagram74hc24074ls00 impedance
|
PDF
|
TTL SN 54S00
Contextual Info: SN5400, SN54LS00, SIU54S00, SN7400, SN74LS00, SN74S00 QUADRUPLE 2 INPUT POSITIVE NAND GATES D E C E M B E R 1 9 8 3 - R E V IS E D M A R C H 1 988 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic
|
OCR Scan
|
sn5400sn54ls00siu54s00sn7400+7sn74ls00sn74s0054ls0054s0074ls0074s00ttl sn 54s00
|
PDF
|
t74ls157
Abstract: 74LS00 fan out 74LS00E T74LS74 74LS00 QUAD 2-INPUT NAND GATE 74LS00 74LS00 nand gate NAND 74LS00 74ls00 series T74LS367
Contextual Info: LOW POWER SCHOTTKY TTL-54/74 LS SERIES DESIGN CO NSIDERATIO NS SUPPLY VOLTAGE — +5V ±10% +5V ±5% T54 SERIES T74 SERIES NOISE MARGIN — V il 0.7V, V il 0.8V, 2.0V, 2 .0 V, V ih V ih Vol Vol 0.4V, V o h 2.5V 0.5V, V oh 2.7V T 5 4 SERIES T 7 4 SERIES INPUT LOADING —
|
OCR Scan
|
ttl-54/7474ls00400/u400ma+10so-14t74ls15774ls00 fan out74ls00et74ls7474ls00 quad 2-input nand gate74ls00 nand gatenand 74ls0074ls00 seriest74ls367
|
PDF
|
74LS688
Abstract: s1d13502 isa bus 74LS00 DATA AB-019
Contextual Info: S5U13502 Dot Matrix Graphics LCD Controller ISA Bus Interface Considerations Document Number: X16-AN-003-06 Copyright 1995, 2001 Epson Research and Development, Inc. All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in
|
Original
|
s5u13502x16-an-003-061100000000b1100000001b+7mc68k16-bits1d1350274ls688isa bus74ls00 dataab-019
|
PDF
|
74ls163 function table
Contextual Info: GD54/74LS163A SYNCHRONOUS 4-BIT COUNTER: BINARY, SYNCHRONOUS CLEAR Feature • • • • • • Pin Configuration Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading Synchronous Counting Synchronously Programmable Load Control Line Diode-Clamped Inputs
|
OCR Scan
|
gd54/74ls163a000424g74ls163 function table |
PDF
|
IC 74LS00
Abstract: 74LS00 gate diagram 74LS00 74LS00W
Contextual Info: S ANYO SEMICONDUCTOR CORP 1EE. D I 7 cn 7 0 7 b QODBS^ T-Hi.-2-l ¡• H lB l ’ C M O S High-Speed Standard Logic LC74HC Series 3034 A , Quad 2-Input NAND Gate 21 3 8A • Features • The L C 7 4 H C 0 0 M consists o f 4 identical 2-input N A N D gates.
|
OCR Scan
|
n707blc74hc74ls0010sec+45306ki/4106kiic 74ls0074ls00 gate diagram74ls00w
|
PDF
|
schematic diagram brushless motor control
Abstract: schematic diagram Permanent Magnet brushless DC m permanent magnet synchronous machine ST52X301 schematic diagram Permanent Magnet brushless DC jps inverter Speed Control Of DC Motor Using Fuzzy Logic code stepping motor japan servo brushless speed control of dc motor using fuzzy logic controller motor control inverter schematic diagram
Contextual Info: AN1113 APPLICATION NOTE Brushless Motor Fuzzy Control by using ST52x301 Authors: G. Grasso, M. Di Guardo INTRODUCTION Brushless DC motors BLDC are becoming widely used in the field of control motors. These kind of synchronous motors are used as servo drives in applications such as computer peripherals equipment, robotics, and as adjustable-speed drives in load-proportional capacity-modulated heat pumps, large fans ,
|
Original
|
an1113st52x301schematic diagram brushless motor controlschematic diagram permanent magnet brushless dc m+7permanent magnet synchronous machineschematic diagram permanent magnet brushless dcjps inverterspeed control of dc motor using fuzzy logic codestepping motor japan servo brushlessspeed control of dc motor using fuzzy logic controllermotor control inverter schematic diagram
|
PDF
|
TIGER560C
Abstract: TigerJet Network tigerjet 74LS00 clock frequency 74LS00 MSM7602
Contextual Info: Tiger560C Application Note Long-Fame PCM interface for Tiger560C Tiger560C’s PCM bus is fully compatible to standard GCI spec. For long-frame PCM interface such as OKI’s echo cancellation chip, MSM7602 , external logic is required to generate the clock.
|
Original
|
tiger560cmsm7602tigerjet networktigerjet+274ls00 clock frequency74ls00
|
PDF
|