74194 circuit
Abstract: 74194 function table 74194 shift register 74194 logic diagram LS194A 74194 universal shift register 74194 pin diagram LS 74194 74S194 74194 design and application shift register
Contextual Info: 74194 , LS194A, S 194 S ig n e tic s Shift Registers 4-Bit Bidirectional Universal Shift Register Product Specification Logic Products • Buffered clock and control inputs • Shift left and shift right capability • Synchronous parallel and serial data transfers
|
OCR Scan
|
ls194a74ls194a74s19436mhz+13105mhzso-161n9161n3064500ns74194 circuit74194 function table74194 shift register74194 logic diagram74194 universal shift register74194 pin diagramls 7419474194 design and application shift register
|
PDF
|
74194 function table
Abstract: 74194 universal shift register TTL 74194 74194 design and application shift register 74194 circuit 74194 74194 shift register 74194 shift register waveform 74194 logic diagram N74S194N
Contextual Info: 74194, LS194A, S194 Signetics Shift Registers 4-Bit Bidirectional Universal Shift Register Product Specification Logic Products • Buffered clock and control Inputs • Shift left and shift right capability • Synchronous parallel and serial data transfers
|
OCR Scan
|
ls194a54ls/74ls54s/74s1n916+121n3064500ns74194 function table74194 universal shift registerttl 7419474194 design and application shift register74194 circuit7419474194 shift register74194 shift register waveform74194 logic diagramn74s194n
|
PDF
|
74194
Abstract: 74194 shift register 74194 function table TTL 74194 74194 pin diagram 74194 shift register waveform 74194 universal shift register 74194 logic diagram LS 74194 74194 PIN
Contextual Info: 74194, LS194A, S194 Signetics Shift Registers 4-Bit Bidirectional Universal Shift Register Product Specification Logic Products • Buffered clock and control inputs • Shift left and shift right capability • Synchronous parallel and serial data transfers
|
OCR Scan
|
54ls/74ls54s/74sls194a1n916+121n3064500ns7419474194 shift register74194 function tablettl 7419474194 pin diagram74194 shift register waveform74194 universal shift register74194 logic diagramls 7419474194 pin
|
PDF
|
IC 74194
Abstract: 74194 ic pin diagram Pin configuration of IC 74194 IC 74194 logic diagram IC 74194 pin diagram ic 74194 pin configuration 74194 shift register SL74194 74194 circuit 74194 design and application shift register
Contextual Info: 7 4 1 9 4 , LS1 9 4 A , S 1 9 4 Shift Registers S ig n e t ic s 4-Bit Bidirectional Universal Shift Register Product Specification Logic Products • Buffered clock and control inputs • Shift left and shift right capability • Synchronous parallel and serial
|
OCR Scan
|
74ls194a74s19436mhz105mhz+15so-16n74194nn74ls194ann74s194nn74ls194adic 7419474194 ic pin diagrampin configuration of ic 74194ic 74194 logic diagramic 74194 pin diagramic 74194 pin configuration74194 shift registersl7419474194 circuit74194 design and application shift register
|
PDF
|
74194 pin diagram
Abstract: 74194 universal shift register 74194 function table 74194 shift register 74194 logic diagram 74194 shift register waveform TTL 74194 LS 74194 ttl 74194 logic diagram 74194 design and application shift register
Contextual Info: 74194, LS194A, S194 Signetics Shift Registers 4-Bit Bidirectional Universal Shift Register Product Specification Logic Products • Buffered clock and control inputs • Shift left and shift right capability • Synchronous parallel and serial data transfers
|
OCR Scan
|
54ls/74ls54s/74sls194a1n916+121n3064500ns74194 pin diagram74194 universal shift register74194 function table74194 shift register74194 logic diagram74194 shift register waveformttl 74194ls 74194ttl 74194 logic diagram74194 design and application shift register
|
PDF
|
full adder using ic 74138
Abstract: full adder using Multiplexer IC 74151 decoder IC 74138 TTL 74194 74151 multiplexer pin configuration of IC 74138 Application of Multiplexer IC 74151 IC 74138 74138 IC decoder Multiplexer IC 74151
Contextual Info: EP1800JC-EV1 EP1800JC-EV1 EVALUATION CHIP • Advanced CHMOS circuitry features low power, high performance, and high noise immunity power consumption, high noise margins, and ease of design. The EP1800 is implemented in a sub 2-micron dual-polysilicon CHMOS floating gate EPROM tech
|
OCR Scan
|
ep1800jc-ev1ept80068-pin0ut20+130ut21out220ut23full adder using ic 74138full adder using multiplexer ic 74151decoder ic 74138ttl 7419474151 multiplexerpin configuration of ic 74138application of multiplexer ic 74151ic 7413874138 ic decodermultiplexer ic 74151
|
PDF
|
ic 74194
Abstract: pin diagram of ic 74195 ic 74194 pin configuration 74194 ic pin diagram Pin configuration of IC 74194 IC 74194 logic diagram IC 74195 ml741 74194 function table 74194 shift register
Contextual Info: Am54/74194*Am54/74195 Four-Bit Shift Registers gnmctive Characteristics • Parallel inputs and outputs i Positive edge-triggered clocking i Direct overriding clear • 100% reliability assurance testing in compliance with M IL-STD -883. LOGIC SYMBOLS f u n c t io n a l d e s c r i p t i o n
|
OCR Scan
|
am54/74194am54/74195mil-std-883ic 74194+9pin diagram of ic 74195ic 74194 pin configuration74194 ic pin diagrampin configuration of ic 74194ic 74194 logic diagramic 74195ml74174194 function table74194 shift register
|
PDF
|
counter schematic diagram using 74193
Abstract: shift register ttl ttl 74194 logic diagram 74194 counter 74193 shift register circuit diagram of 16 bit counter 74194 shift register AT6005 counter schematic diagram 74194 function table
Contextual Info: FPGA 16 Bit Up/Down Counter/Shift Register Introduction The AT6000 Series field programmable gate array FPGA lets the designer implement a synchronous, 16 bit Up/Down Counter/Shift Register that operates at 22 MHz under the worst commercial operating conditions. In
|
Original
|
at6000at6005counter schematic diagram using 74193shift register ttl+7ttl 74194 logic diagram74194 counter74193 shift registercircuit diagram of 16 bit counter74194 shift registercounter schematic diagram74194 function table
|
PDF
|
74194 counter
Abstract: 74194 shift register counter schematic diagram using 74193 shifter using mux circuit diagram of 16 bit counter 74194 74194 datasheet ttl 74193 74193 counter data sheet 74193 application diagrams
Contextual Info: FPGA 16-Bit Up/Down Counter/Shift Register Introduction The AT6000 Series field programmable gate array FPGA lets the designer implement a synchronous, 16-bit Up/Down Counter/Shift Register that operates at 22 MHz under the worst commercial operating conditions. In this circuit is most of the
|
Original
|
16-bitat6000at600574194 counter+974194 shift registercounter schematic diagram using 74193shifter using muxcircuit diagram of 16 bit counter7419474194 datasheetttl 7419374193 counter data sheet74193 application diagrams
|
PDF
|
74194 ic pin diagram
Abstract: 74194 truth table ic 74194 74194 shift register waveform
Contextual Info: TC40104BPJC40194BP C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40104BP 4-BIT B IDIRECTIONAL UNIVERSAL S HIFT REGISTER WITH 3-STATE OUTPUTS TC40194BP 4 -BIT B IDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH A S Y N C HRONOUS M A S T E R RESET The TC40104BP and TC40194BP are 4-bit shift registers
|
OCR Scan
|
tc40104bpjc40194bptc40104bptc40194bp74194 ic pin diagram+374194 truth tableic 7419474194 shift register waveform
|
PDF
|
Truth Table 74194
Abstract: 74194 truth table 74194 shift register waveform 74194 shift register truth table 74194 universal shift register TC40194BP 74194 internal circuit diagram
Contextual Info: C2MOS DIGITAL INTEGRATED CIRCUIT TC40104BP,TC40194BP^2!1^ ISE- - - - - - TC40104BP 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE OUTPUTS TC40194BP 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH ASYNCHRONOUS MASTER RESET The TC40104BP and TC40194BP are 4-bit shift registers
|
OCR Scan
|
tc40104bptc40194bptruth table 7419474194 truth table+474194 shift register waveform74194 shift register truth table74194 universal shift register74194 internal circuit diagram
|
PDF
|
74194 shift register
Abstract: 74194 74193 shift register ttl 74194 logic diagram 74193 74194 function table half-adder by using D flip-flop 74193 counter data sheet Asynchronous up and down counter 74194 datasheet
Contextual Info: 16-bit Up/Down Counter/Shift Register Introduction Description The AT6000 Series field programmable gate array FPGA lets the designer implement a synchronous, 16-bit Up/Down Counter/Shift Register that operates at 22 MHz under the worst commercial operating conditions. In this
|
Original
|
16-bitat6000at60050465c+1109/99/xm74194 shift register7419474193 shift registerttl 74194 logic diagram7419374194 function tablehalf-adder by using d flip-flop74193 counter data sheetasynchronous up and down counter74194 datasheet
|
PDF
|
Truth Table 74194
Abstract: 74194 shift register waveform 74194 truth table 74194 function table
Contextual Info: C 2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40104BP, TC40194BP TC40104BP 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE OUTPUTS TC40194BP 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH ASYNCHRONOUS MASTER RESET The T C40104BP and TC40194BP are 4-bit shift registers
|
OCR Scan
|
tc40104bptc40194bpc40104bp104bp+4truth table 7419474194 shift register waveform74194 truth table74194 function table
|
PDF
|
TTL 74139
Abstract: 74153 mux MSI 74148 16cudslr CI 74138 sn 74373 8mcomp 7404 7408 7432 7408, 7404, 7486, 7432 Flip-Flop 7471
Contextual Info: PLSLIB-TTL /$ ^ n^ X LIBRARY • TTL MacroFunction Library Diskette. • ADLIB, Altera Design Librarian Diskette. To increase design ease and productivity Altera has created M acroFunctions. These are high level building blocks that allow the user to design at
|
OCR Scan
|
ttl 7413974153 muxmsi 7414816cudslr+6ci 74138sn 743738mcomp7404 7408 74327408, 7404, 7486, 7432flip-flop 7471
|
PDF
|
|
|
74191, 74192, 74193 circuit diagram
Abstract: IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411
Contextual Info: P L S -W S /H P MAX+PLUS II Programmable Logic Software for HP/Apollo Workstations Data Sheet September 1991, ver. 3 Features □ □ LI LI □ □ □ □ General Description Software support for Classic, M A X 5000, M A X 7000, and ST G E P L D s Runs on H ew lett Packard /A p o llo Series 3000, 3500, 4000, 4500, and
|
OCR Scan
|
hp400qic-2460-mbytetape74191, 74192, 74193 circuit diagram+9ic 7402, 7404, 7408, 7432, 7400truth table 74161counter schematic diagram 741617408, 7404, 7486, 743274244 uses and functionscounter 7416874191, 74192, 74193truth table of ic 7495 aschematic diagram for the ic of 7411
|
PDF
|
Truth Table 74194
Abstract: IC 74194 pin diagram 74194 ic pin diagram
Contextual Info: -File Number 1668 TechnicalData CD54/74HC194 CD54/74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register 00 01 D O O I— 02 — 02 03 — •03 T yp e Features: D 8L D SR-
|
OCR Scan
|
cd54/74hc194cd54/74hct19454/74hc194flip-50+8s4/74hcts4/74hc54/74h584iohi54/74hctruth table 74194ic 74194 pin diagram74194 ic pin diagram
|
PDF
|
truth table for ic 74138
Abstract: 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table
Contextual Info: PLCAD-SUPREME & PLS-SUPREME A+PLUS Programmable Logic Development System & Software Data Sheet September 1991, ver. 1 Features J J J J □ □ H igh-level su p p o rt for A ltera's general-purpose Classic EPLDs M ultiple design entry m ethods LogiCaps schem atic capture
|
OCR Scan
|
44-mbyte386-basedtruth table for ic 7413816cudslr+8alu ic 74183ic 74151 diagram and truth table74183 alu74147 pin diagram and truth tablepin diagram of ic 74184hp-7475a7408 ic truth tableic 74373 truth table
|
PDF
|
IC AND GATE 7408 specification sheet
Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
Contextual Info: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format
|
OCR Scan
|
ic and gate 7408 specification sheet74ls18374ls96sn 74168+67486 xor gateic 74ls192ic 7402, 7404, 7408, 7432, 7400ic 7486 for xor gateic 7418374ls193 function table
|
PDF
|
7486 XOR gate
Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
Contextual Info: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier
|
OCR Scan
|
7486 xor gate8mcompxor 7486truth table 74192+64countxor 7486 gate16cudslr7472 truth table7486 xor74194 truth table
|
PDF
|
74299 universal shift register
Abstract: 0x80808080 "shift register" alu
Contextual Info: PSoC Creator Component Data Sheet Shift Register ShiftReg 1.50 Features • Adjustable shift register size: 2 to 32 bits • Simultaneous shift in and shift out • Right shift or left shift • Reset input forces shift register to all 0s • Shift register value readable by CPU or DMA
|
Original
|
74xxx74299 universal shift register0x80808080shift register" alu |
PDF
|
sn 74373
Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
Contextual Info: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher
|
OCR Scan
|
sn 74373sn 74114logic diagram of ic 74112ic 7486 xor+6ic 7402, 7404, 7408, 7432, 74007486 xor icsn 74377ic ttl 7486 xoric ttl 7495 diagram and truth tableic 74374
|
PDF
|
74597
Abstract: psoc example projects 74166 universal shift register 74194 design and application shift register 74166 applications
Contextual Info: PSoC Creator Component Datasheet Shift Register ShiftReg 2.20 Features • Adjustable shift register size: 2 to 32 bits • Simultaneous shift in and shift out Right shift or left shift Reset input forces shift register to all 0s Shift register value readable by CPU or DMA
|
Original
|
74xxx74597psoc example projects74166 universal shift register+274194 design and application shift register74166 applications
|
PDF
|
74194 logic diagram
Abstract: 74165 parallel to serial 74194 function table
Contextual Info: PSoC Creator Component Datasheet Shift Register ShiftReg 2.10 Features • Adjustable shift register size: 2 to 32 bits • Simultaneous shift in and shift out Right shift or left shift Reset input forces shift register to all 0s Shift register value readable by CPU or DMA
|
Original
|
74xxx74194 logic diagram74165 parallel to serial74194 function table |
PDF
|
744040
Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
Contextual Info: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.
|
OCR Scan
|
aa32096744040744017scx6206+7sn 74373latch 74574744020flip-flop 74717429274299 universal shift registerscx6218
|
PDF
|