544S Search Results

CSQ-543S

Abstract: CSQ-544S 544S
Contextual Info: CHINA SEMICONDUCTOR CORPORATION Feature § § § § 0.56 inch 14.2mm Digit height. Case mold type Excellent character appearance Wide viewing angle Mechanical Dimension Typical Internal Equivalent Circuit TRIAD DIGIT DISPLAY CSQ-543S/544S Model no. § CSQ-543S/544S Super Bright Red

MVL-544SO

Contextual Info: T-1 3/4 φ5mm HIGH POWER AlInGaP LED LAMPs Description MVL-544SO Package Dimensions The MVL-544SO utilizes the latest absorbing φ5.00 (.200) Unit: mm ( inches ) substrate Aluminum Indium Gallium Phosphide 5.00 (.200) (AlInGaP) LED technology. This LED material

Contextual Info: 128K X 36, 256K X 18, 3.3V SYNCHRONOUS SRAMS WITH 2.5V I/O OPTION, FLOW-THROUGH OUTPUTS, BURST COUNTER, SINGLE CYCLE DESELECT i :$*&&* 4« *»»« tK fc « * 'S * * * * ; 4ÎK «« ^ iL j; PRELIMINARY IDT71V2577 IDT71V2579 IDT71V3577 IDT71V3579 FE A TU R E S :

Contextual Info: Æ SW ««K B » 128K X 36, 256K X 18, 3.3V SYNCHRONOUS SRAMS WITH 2.5V I/O OPTION, FLOW-THROUGH OUTPUTS, BURST COUNTER, SINGLE CYCLE DESELECT D E S C R IP T IO N : The IDT71Vx577/579 are high-speed SRAMs organized as 128K x 36/ 256K x 18. The IDT71Vx577/579 SRAMs contain write, data, address

Contextual Info: i 128K X 36, 256KX 18, 3.3V SYNCHRONOUS SRAMS WITH ZBT FEATURE, BURST COUNTER AND FLOW-THROUGH OUTPUTS :$*&&* 4« *»»« tK fc « * 'S * * * * ; 4ÎK«« '* * * « ^ iL j; PRELIMINARY IDT71 V2557,IDT71 V2559 IDT71V3557, IDT71V3559 FEATURES: The IDT71 Vx557/59 contain address, data-in and control signal regis­

Contextual Info: PRELIMINARY IDT7MPV4160 IDT7MPV4161 IDT7MPV4162 IDT7MPV4162A IDT7MPV4163 64K/128K/256K/512K x 36 SYNCHRONOUS SRAM MODULE FAMILY FEATURES: DESCRIPTION: • Pin compatible flow-through synchronous SRAM module family • 144 position SO-DIMM Connector, - Berg part number: 61178

pv41

Contextual Info: PRELIMINARY IDT7MPV4160 IDT7MPV4161 IDT7MPV4162 IDT7MPV4162A IDT7MPV4163 64K/1 28K/256K/51 2K x 36 SYNCHRONOUS SRAM MODULE FAMILY FEATURES: DESCRIPTION: • Pin compatible flow-through synchronous SRAM module family • 144 position SO-DIMM Connector, - Berg part number: 61178

4082

Abstract: D18 D16 family 128K x 64 SRAM tqfp IDT7MBV4150 c 4082
Contextual Info: Integrated Device Technology, Inc. PRELIMINARY IDT7MBV4150 IDT7MBV4151 IDT7MBV4152 128K x 64/256K x 72 SYNCHRONOUS PIPELINED BURST SRAM 256K x 72 BURST ZBT SRAM MODULE FAMILY FEATURES: DESCRIPTION: • Pin compatible module family for pipelined burst SRAM and

7MPV4171

Abstract: 4056 16 PIN DIAGRAM ac 128 bel
Contextual Info: PRELIMINARY IDT7MPV4171 IDT7MPV4172 IDT7MPV4173 128K/256K/512K x 72 SYNCHRONOUS SRAM MODULE FAMILY Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • Pin compatible flow-through synchronous module family • 168-position angled DIMM Connector, AMP part number:

WJ 3

Abstract: 56SBA
Contextual Info: 6480 /A@<:<@7B3 >39/D 4IFSTQIR y 59? im_jY^_d] YWfWX_b_jo y PkXc_d_Wjkh[0 ijWdZWhZ MA@ bWoekj y 5 Dehc ? - 5 Dehc A YedjWYj WhhWd][c[dj y TWi^ j_]^j WdZ Dbkn fhee\[Z jof[i WlW_bWXb[ y OeFP - CIS Yecfb_Wdj @VPKGFL /PPLKGFSKONR ?dj_1j^[\j beYa0 A[djhWb Zeeh beYa

Contextual Info: AT&T Data Sheet October 1995 Microelectronics Optimized Reconfigurable Cell Array ORCA 2C Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 |im technology (four-input look-up table delay less than 3.6 ns)

Contextual Info: Data Sheet March 1997 microelectronics group Lucent Technologies Bell Labs Innovations T7115A Synchronous Protocol Data Formatter Dynamic channel allocation or channel concatenation supports DSO, HO, H11, and H12 channels and other channel rates Features

UTM ceramic RESISTOR 212-3

Abstract: AD2033 rs 380sh NyQuist 3 axis DAX 3S OP27GN IC BD 540 LYS HTC Desire 816 Dual SIM HTC A5 12SmV cmos cookbook Monsanto 7 segment displays
Contextual Info: General Information ANALOG DEVICES DATA-ACQUISITION DATABOOK 1984 VOLUME I INTEGRATED CIRCUITS Table of Contents Ordering Guide Q Operational Amplifiers Instrumentation & Isolation Amplifiers c Analog Signal Processing Components m a Voltage References Temperature Measurement Components

intel 80486 architecture

Abstract: architecture of 80486 block diagram of processor 80486 80486* diagram circuits intel 80486 80486 pinout diagram 80486 80486 architecture TAG A3 idt p28-2
Contextual Info:  80486 Secondary Burst Cache Design Using IDT71B74 Cache-Tag SRAMs and IDT71256 Cache-Data SRAMs Application Brief AB-03 Integrated Device Technology, Inc. INTRODUCTION The objective of this application brief is to highlight the IDT71B74 8K x 8 Cache-Tag SRAM as the Cache-Tag SRAM in

"Lookaside Cache"

Contextual Info: CMOS CACHE CONTROLLER WITH TAG FOR INTEL PENTIUM PROCESSORS IDT71V280 Integrated Device Technology, Inc. FEATURES DESCRIPTION • Provides the Cache Tag, Status Bits, CPU interface control and Data SRAM control for Pentium CPU-based systems • High-performance secondary cache implementations

547kh

Contextual Info: □ High Performance, BiFET Operational Amplifiers AD547/AD542/AD544 ANALOG DEVICES FEATURES U ltralo w Drift: 1 iV /°C (AD547L Low Offset Voltage: 0.25 m V (AD547L) Low Input Bias Currents: 25 pA max Low Quiescent Current: 1.5 mA Low Noise: 2 (iV p-p High Open Loop Gain: 110 dB

L4878

Abstract: IDT71V2557 IDT71V2559 IDT71V3557 IDT71V3559
Contextual Info: PRELIMINARY IDT71V2557,IDT71V2559 IDT71V3557, IDT71V3559 128K x 36, 256K x 18, 3.3V SYNCHRONOUS SRAMS WITH ZBT FEATURE, BURST COUNTER AND FLOW-THROUGH OUTPUTS FEATURES: • 128K x 36, 256K x 18 memory configurations. • Supports high performance system speed - 100 MHz

Contextual Info: Datasheet microelectronics group June 1999 Lucent Technologies Bell Labs Innovations ORCA Series 2 Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 pm CMOS technology OR2CxxA , 0.3 pm CMOS technology (OR2TxxA), and 0.25 pm CMOS technology

Contextual Info: PRELIMINARY IDT7MPV4161 IDT7MPV4162 IDT7MPV4163 128K/256K/512K x 36 SYNCHRONOUS SRAM MODULE FAMILY In te g r a te d D e v iz e T e c h n o lo g y , l i e . FEATURES: DESCRIPTION: • Pin com patible flow-through synchronous m odule family • 144 position SO-DIM M Connector, Berg part number: 61178

Contextual Info: y d t Integrated De\/ice Technology, Inc. 128K x 36, 256K x 18, 3.3V SYNCHRONOUS SRAMS WITH 2.5V I/O OPTION, FLOW-THROUGH OUTPUTS, BURST COUNTER, SINGLE CYCLE DESELECT PRELIMINARY IDT71V2577 IDT71V2579 IDT71V3577 IDT71V3579 FEATURES: DESCRIPTION: • 128K x 36, 256 K x 18 m em ory configurations

Contextual Info: In teg rated D evice Technology, Inc. BiCMOS StaticRAM 240K 16Kx15-BIT CACHE-TAG RAM For PowerPC and RISC Processors FEATURES: • 16K x 15 Configuration - 1 2 TAG Bits - 3 Separate I/O Status Bits (Valid, Dirty, Write Through) • Match output uses Valid bit to qualify MATCH output

Contextual Info: «^« 4 128K x 36, 256K x 18, 3.3V SYNCHRONOUS SRAMS WITH ZBT FEATURE, 2.5V or 3.3V I/O, BURST COUNTER, AND PIPELINED OUTPUTS i :$*&&* 4« *»»« tK fc « * * * 'S t * * * * titl« « ^ il j ; PRELIMINARY IDT71V2556, IDT71V2558 IDT71V3556, IDT71V3558

Contextual Info: Æ SW ««KSK 128K X 36, 256K X 18, 3.3V SYNCHRONOUS SRAMS WITH ZBT FEATURE, 2.5V or 3.3V I/O, BURST COUNTER, AND PIPELINED OUTPUTS PRELIMINARY IDT71V2556, IDT71V2558 IDT71V3556, IDT71V3558 FEATURES: The IDT71 Vx556/58 contain data I/O, address and control signal

Y427

Abstract: 56RCB 428Y4259 Y426 68rc M/HS 8826
Contextual Info: 64>~}2 x21 |{{L/ ?VOHy >;872 >?/?3 =38/C 4HDSTQHR OcWbb Z_c[di_edi \eh ^_]^ fWYa_d] Z[di_jo LBA Wii[cXbo eh ieYa[j cekdj L^eje _iebWj_ed m_j^ Z_[b[Yjh_Y ijh[d]j^ 6944R Ekbb YecfWj_X_b_jo je j^[ [b[Yjhec[Y^Wd_YWb ijWdZWhZ h[bWo FE85E PPH WdZ BIKO YecfWj_Xb[