|
CDCV857ADGGG4
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
CDCV857ADGGR
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
CDCV857ADGG
|
|
Texas Instruments
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
|
|
131-4416-21D
|
|
Amphenol Communications Solutions
|
PaladinĀ® 112Gb/s Backplane Connector, 4-Pair, 6 Column, Right End Wall, Backplane Module, 2.25mm Wipe, Nickel Sulfamate. |
PDF
|
|
|
68024-416HLF
|
|
Amphenol Communications Solutions
|
BergStikĀ® 2.54mm, Board to Board connector, Unshrouded Header, Through Hole, Single Row, 16 Positions, 2.54 mm Pitch, Vertical, 8.08 mm (0.318in) Mating, 3.81 mm (0.15in) Tail. |
PDF
|
|