SRL16
Abstract: XAPP052 modulo 16 johnson counter LFSR XAPP210 XNOR 74 code 24 bit LFSR
Contextual Info: Application Note: Virtex Series and Virtex-II Series R XAPP210 v1.3 April 30, 2007 Linear Feedback Shift Registers in Virtex Devices Author: Maria George and Peter Alfke Summary This application note describes the implementation of Linear Feedback Shift Registers (LFSR)
|
Original
|
xapp21015-bit52-bit118-bit+6xapp052srl16modulo 16 johnson counterlfsrxnor 74code 24 bit lfsr
|
PDF
|
BOSCH 0 281 001 527
Abstract: BOSCH 0 281 001 521 bosch me 7.3.1 acs bosch C8051F06x CIP-51 bosch 281 001 201 C8051F061 integrated circuit BOSCH BOSCH 0 281 001 555
Contextual Info: Advanced Information C8051F060/1/2/3 Mixed-Signal ISP FLASH MCU Family HIGH SPEED 8051 µC CORE - Pipelined Instruction Architecture; Executes 70% of ANALOG PERIPHERALS - Two 16-Bit SAR ADCs • 16-Bit Resolution • ±0.75 LSB INL, guaranteed no missing codes
|
Original
|
c8051f060/1/2/316-bitb-100cip-51+12mcs-51ds007-04-nov02bosch 0 281 001 527bosch 0 281 001 521bosch me 7.3.1acs boschc8051f06xbosch 281 001 201c8051f061integrated circuit boschbosch 0 281 001 555
|
PDF
|
code 4 bit LFSR
Abstract: LFSR XAPP052 XNOR 74 8 bit LFSR applications 74 XOR GATE XAPP210 LFSR lookup table code 24 bit LFSR LFSR COUNTER
Contextual Info: Application Note: Virtex Series R XAPP210 v1.1 March 14, 2000 Linear Feedback Shift Registers in Virtex Devices Author: Maria George and Peter Alfke Summary This application note describes the implementation of Linear Feedback Shift Registers (LFSR) using the Virtex SRL macro. One half of a CLB can be configured to implement a 15-bit LFSR,
|
Original
|
xapp21015-bit52-bit118-bit+9xapp052code 4 bit lfsrlfsrxnor 748 bit lfsr applications74 xor gatelfsr lookup tablecode 24 bit lfsrlfsr counter
|
PDF
|
BOSCH 0 281 001 527
Abstract: BOSCH 0 261 210 207 2211M 2043data BOSCH map sensor 0 261 230 235 bosch 0 261 230 044 CIP-51 P1788 bosch 281 001 201 TQFP64
Contextual Info: C8051F060/1/2/3/4/5/6/7 Mixed Signal ISP Flash MCU Family High Speed 8051 C Core - Pipelined instruction architecture; executes 70% of Analog Peripherals - Two 16-Bit SAR ADCs • 16-bit resolution • ±0.75 LSB INL, guaranteed no missing codes • Programmable throughput up to 1 Msps
|
Original
|
c8051f060/1/2/3/4/5/6/716-bit10-bitc8051f060/1/2/3+1112-bitbosch 0 281 001 527bosch 0 261 210 2072211m2043databosch map sensor 0 261 230 235bosch 0 261 230 044cip-51p1788bosch 281 001 201tqfp64
|
PDF
|
y351
Contextual Info: f ü PERICOM PI74ALVCH16835 18-Bit Universal Bus Driver with 3-State Outputs Product Features: Product Description:
|
OCR Scan
|
pi74alvch1683556-pin00mil1111ii111111ii1111111ii111111ii111111ii11+418-bitca95131ps8169ay351
|
PDF
|
Samsung S3C4510
Abstract: S3C4520 IC Timer Cookbook S3C4520A LT 0934 as011 FM0 encoder verilog coding
Contextual Info: 22-S3-C4520A-032001 USER'S MANUAL S3C4520A 32-Bit RISC Microprocessor Revision 2 Product Overview Programmer′′s Model Instruction Set System Manager Unified Instruction/Data Cache HDLC Controller IOM2 Controller TSA Timer Slot Assigner DMA Controller
|
Original
|
22-s3-c4520a-032001s3c4520a32-bits3c4520a01+6samsung s3c4510s3c4520ic timer cookbooklt 0934as011fm0 encoder verilog coding
|
PDF
|
LFSR COUNTER
Abstract: LFSR johnson counter XAPP 138 1.1 LFSR 8 bit LFSR XAPP 138 data XAPP 138 datasheet SRL16 XAPP210 XCV000
Contextual Info: xapp210_1_0.fm Page 1 Friday, August 6, 1999 5:41 PM APPLICATION NOTE Linear Feedback Shift Registers in Virtex Devices R XAPP 210, August 6, 1999 Version 1.0 8* Application Note by Maria George and Peter Alfke Summary This application note describes the implementation of Linear Feedback Shift Registers (LFSR) using the Virtex SRL macro.
|
Original
|
xapp21015-bit52-bit118-bit+9xcv000lfsr counterlfsr johnson counterxapp 138 1.1lfsr8 bit lfsrxapp 138 dataxapp 138 datasheetsrl16
|
PDF
|
code 4 bit LFSR
Abstract: 8 bit LFSR LFSR johnson counter XAPP210 "XOR Gate" LFSR COUNTER XNOR GATE LFSR code 24 bit LFSR 74 Series Logic ICs
Contextual Info: Application Note: Virtex Series and Virtex-II Series R XAPP210 v1.2 January 9, 2001 Linear Feedback Shift Registers in Virtex Devices Author: Maria George and Peter Alfke Summary This application note describes the implementation of Linear Feedback Shift Registers (LFSR)
|
Original
|
xapp21015-bit52-bit118-bit+10xapp052code 4 bit lfsr8 bit lfsrlfsr johnson counterxor gatelfsr counterxnor gatelfsrcode 24 bit lfsr74 series logic ics
|
PDF
|
interfacing cpld xc9572 with keyboard
Abstract: VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100
Contextual Info: The Programmable Logic Data Book 2000 R R , XC2064, NeoCAD PRISM, XILINX Block Letters , XC-DS501, NeoROUTE, XC3090, FPGA Architect, XC4005, FPGA Foundry, XC5210, Timing Wizard, NeoCAD, TRACE, NeoCAD EPIC, XACT are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC, Configurable Logic Cell, CoolRunner, Dual Block, EZTag, Fast CLK, FastCONNECT,
|
Original
|
xc2064xc-ds501xc3090xc4005+11xc5210interfacing cpld xc9572 with keyboardverify 93k template34992xc95288xl evaluation board schematicxcr3032cxcxxxxilinx logicore core ddsxc2s15-vq100creative labs model 3400fxs-100
|
PDF
|
TMP86CH87/M87
Contextual Info: TO SH IB A Under Development TMP86CH87/M87 CMOS 8-Bit Microcontroller TMP86CH87U, TMP86CM87U The TMP86CH87/M87 are high speed and high performance 8 -bit single chip microcomputers w ith sm all package. The M C U contain C P U core, RO M , RA M , C A N controller 2.0B, m ultirole tim er counter, S E I and
|
OCR Scan
|
tmp86ch87/m87tmp86ch87utmp86cm87u10-bit+3p-lqfp44-1010-0tmp86pm87utlcs-870/c
|
PDF
|
c8051f061
Abstract: BOSCH map sensor 0 261 230 235 C8051F06x CIP-51 bosch 281 001 201 2212M c8051f067 BOSCH 0 281 001 527 BOSCH 0 281 001 205 BOSCH 0 261 230 133
Contextual Info: C8051F060/1/2/3/4/5/6/7 Mixed Signal ISP Flash MCU Family High Speed 8051 µC Core - Pipelined instruction architecture; executes 70% of Analog Peripherals - Two 16-Bit SAR ADCs • 16-bit resolution • ±0.75 LSB INL, guaranteed no missing codes • Programmable throughput up to 1 Msps
|
Original
|
c8051f060/1/2/3/4/5/6/716-bit10-bitc8051f060/1/2/3+1112-bitc8051f061bosch map sensor 0 261 230 235c8051f06xcip-51bosch 281 001 2012212mc8051f067bosch 0 281 001 527bosch 0 281 001 205bosch 0 261 230 133
|
PDF
|
TMP95CU54
Contextual Info: TMP95CU54A CMOS 16-Bit Microcontrollers TMP95CU54AF 1. Outline and Features The TMP95CU54A is a high-speed 16-bit microcontroller designed for the control of various midto large-scale equipment. The TMP95CU54A comes in a 100-pin flat package. Listed below are the features of the TMP95CU54A.
|
Original
|
tmp95cu54a16-bittmp95cu54af100-pin+2900/htmp95cu54
|
PDF
|
74HCXXX
Abstract: TMP95CS54
Contextual Info: TMP95CS54 CMOS 16-Bit Microcontrollers TMP95CS54F 1. Outline and Features The TMP95CS54 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. The TMP95CS54 comes in a 100-pin flat package. Listed below are the features of the TMP95CS54.
|
Original
|
tmp95cs5416-bittmp95cs54f100-pin+2900/h74hcxxx
|
PDF
|
l1542
Contextual Info: fl} PERICOM 18-Bit Universal Bus Driver with 3-State Outputs Product Features: Product Description: PI74ALVCH16835 is designed for low voltage operation
|
OCR Scan
|
pi74alvch1683556-pin18-bitca95131+2ps8169l1542
|
PDF
|
|
|
XAPP029
Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.
|
Original
|
q4-01xapp004xapp005xc3000+16desi49xc18v00xc9500xlxc9500xvxapp501xc9500xapp029adc controller vhdl codeverilog rtl code of crossbar switch12-bit adc interface vhdl code for fpgavhdl code for pn sequence generatorinsight spartan-ii demo boardxapp172xilinx xc3000 seu testingverilog hdl code for triple modular redundancyparallel to serial conversion vhdl ieee paper
|
PDF
|
CXK1206AM
Contextual Info: Alphanumerical Index Application Function Color Encoding Color Decoding Color Encoding Commun. Audio/Video Color Decoding Color Encoding A/D Conversion A/D Conversion D/A Conversion D/A Conversion A/D Conversion Digital Processing Audio Processing Audio Processing
|
OCR Scan
|
sbx1761-10sbx1761-50sbx1762-01sbx1793-01/21+518bit118bit24bit44pincxk1206am
|
PDF
|
BOSCH 0 281 001 527
Abstract: bosch me 7.3.1 BOSCH 0 280 001 300 BOSCH 0 281 001 251 bosch 0 281 011 529 BOSCH 0 281 001 BOSCH 0 261 210 141 BOSCH 0 206 001 010 bosch mp capacitor bosch 281 001 201
Contextual Info: C8051F060/1/2/3 Mixed Signal ISP FLASH MCU Family HIGH SPEED 8051 µC CORE - Pipelined Instruction Architecture; Executes 70% of ANALOG PERIPHERALS - Two 16-Bit SAR ADCs • 16-Bit Resolution • ±0.75 LSB INL, guaranteed no missing codes • Programmable Throughput up to 1 Msps
|
Original
|
c8051f060/1/2/316-bit10-bitbosch 0 281 001 527+9bosch me 7.3.1bosch 0 280 001 300bosch 0 281 001 251bosch 0 281 011 529bosch 0 281 001bosch 0 261 210 141bosch 0 206 001 010bosch mp capacitorbosch 281 001 201
|
PDF
|
TMP92CW53IF
Abstract: mb6d0 acc micro 386
Contextual Info: Restrict TMP92CW53AIF / TMP92CU53AIF TMP92CW53IF / TMP92CU53IF Specification Revision 3.0 History Revision 1.0 3.0 Date 28 Mar 2003 23 Oct. 2007 23rd October 2007 Note Initial draft Mistake correction. See Mistake correction list. TMP92CW53AI/TMP92CU53AI CMOS 32-Bit Microcontroller
|
Original
|
tmp92cw53aiftmp92cu53aiftmp92cw53iftmp92cu53if+8tmp92cw53ai/tmp92cu53ai32-bittmp92cw53aif/tmp92cu53aiftmp92cw53if/tmp92cu53iftmp92cw53ai/cu53aitmp92cw53i/cu53imb6d0acc micro 386
|
PDF
|
pcf 7947
Abstract: pcf 7947 at ieee floating point multiplier vhdl future scope VHDL Coding for square pulses to drive inverter 8 BIT ALU using modelsim want abstract 16X1S x8505 32X8S
Contextual Info: Synthesis and Simulation Design Guide Introduction Understanding High-Density Design Flow General HDL Coding Styles Architecture Specific HDL Coding Styles for XC4000XLA, Spartan, and Spartan-XL Architecture Specific HDL Coding Styles for Spartan-II, Virtex, Virtex-E, and VirtexII
|
Original
|
xc4000xlaxc2064xc3090xc4005+11xc5210xc-ds501com/xapp/xapp166pcf 7947pcf 7947 atieee floating point multiplier vhdl future scopevhdl coding for square pulses to drive inverter8 bit alu using modelsim want abstract16x1sx850532x8s
|
PDF
|