LVDSEXT-25
Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or
|
Original
|
ds031-2lvcmos33lvcmos25ds031-1+12ds031-3ds031-4lvdsext-2516x1dlvpecl3316x1slvds-25lvds-33lvdsext25lvdci18lvdci25lvds25
|
PDF
|
XQR2V3000-4CG717V
Abstract: XQR2V1000-4BG575R XQR2V6000-4CF1144H XQR2V3000-4CG717M XQR2V1000-4BG575N AH165 CG717 XQR2V3000-4BG728R XQR2V1000-4FG456R XQR2V6000
Contextual Info: R < B L QPro Virtex-II 1.5V Radiation-Hardened QML Platform FPGAs DS124 v1.2 December 4, 2006 Product Specification Summary of Radiation Hardened QPro Virtex-II Features • • • • • • • • • • • • • Industry First Radiation Hardened Platform FPGA
|
Original
|
ds124mil-prf-38535xqr2v3000-4cg717vxqr2v1000-4bg575r+8xqr2v6000-4cf1144hxqr2v3000-4cg717mxqr2v1000-4bg575nah165cg717xqr2v3000-4bg728rxqr2v1000-4fg456rxqr2v6000
|
PDF
|
|
Contextual Info: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded
|
Original
|
ds083-118-bitff1148ff1517+2ff1696ds083-4
|
PDF
|
XC2V1000 Pin-out
Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates
|
Original
|
ds031-118-kbit18-bigexc2v1500+14fg676ff1152ff1517bf957ds031-3xc2v1000 pin-outvirtex-iimaking a10 bgamatrix m21ieee1532xc2v1000xc2v250xc2v40xc2v500
|
PDF
|
|
Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.3 November 20, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded
|
Original
|
ds083-118-bitds083-4 |
PDF
|
405D5
Abstract: basic block diagram of bit slice processors carry look ahead adder XAPP290 dci -dc inverter repeater 10g passive transmitter circuit in GPR 405D4 LVCMOS33 PPC405
Contextual Info: 48 Virtex-II Pro Platform FPGAs: Functional Description R DS083-2 v3.1.1 March 9, 2004 Product Specification Virtex-II Pro Array Functional Description CLB CLB All of the documents above, as well as a complete listing and description of Xilinx-developed Intellectual Property
|
Original
|
ds083-2405d5basic block diagram of bit slice processorscarry look ahead adder+7xapp290dci -dc inverterrepeater 10g passivetransmitter circuit in gpr405d4lvcmos33ppc405
|
PDF
|
XQ2V1000-4FG456N
Abstract: XQ2V1000 Virtex Qpro xq2v1000-4bg575n CG717 CF1144 matrix m21 vhdl code for carry select adder using ROM XQ2V1000-4BG XQ2V3000
Contextual Info: ds122_1_1.fm Page 1 Wednesday, January 7, 2004 9:15 PM QPro Virtex-II 1.5V Military QML Platform FPGAs R DS122 v1.1 January 7, 2004 Product Specification Summary of QPro Virtex™-II Features • • • • • • • • Industry First Military Grade Platform FPGA Solution
|
Original
|
ds122mil-prf-38535cf1144xq2v1000-4fg456n+8xq2v1000virtex qproxq2v1000-4bg575ncg717matrix m21vhdl code for carry select adder using romxq2v1000-4bgxq2v3000
|
PDF
|
wireless encrypt
Abstract: BF957
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates
|
Original
|
ds03118-kbitwireless encryptbf957 |
PDF
|
AB38R
Abstract: tag l9 225 400 XC2VP20 XC2VP50
Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.0 June 13, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-performance Platform FPGA solution including - Up to twenty-four Rocket I/O™ embedded multi-gigabit transceiver blocks (based on
|
Original
|
ds083-118-bitand255-7778ds083-4+4ab38rtag l9 225 400xc2vp20xc2vp50
|
PDF
|
xc2vp1257
Abstract: 2VP125 XC2VP70 FF1704 FG456 2vp12 XC2VP50
Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.2 September 27, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four Rocket I/O™ embedded
|
Original
|
ds083-118-bitxc2vp30ff1152+7ds083-4xc2vp12572vp125xc2vp70 ff1704fg4562vp12xc2vp50
|
PDF
|
vhdl code for uart communication
Abstract: XC2VP50
Contextual Info: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded
|
Original
|
ds083-118-bitfg676xc2vp20+5xc2vp30xc2vp40ff1517vhdl code for uart communicationxc2vp50
|
PDF
|
vhdl code for uart communication
Abstract: XC2VP50 XC2VP70 FF1704 pinout
Contextual Info: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded
|
Original
|
ds083-118-bitds083-4vhdl code for uart communication+2xc2vp50xc2vp70 ff1704 pinout
|
PDF
|
XQ2VP40-5FG676N
Abstract: XQ2VP40-5FF1152N xq2vp40 XQ2VP70-6EF1704I XQ2VP70 XAPP290 H337 u267 PPC405 IBM verilog code for ALU implementation
Contextual Info: c 2 R DS136 v2.0 December 20, 2007 QPro Virtex-II Pro 1.5V Platform FPGAs Complete Data Sheet Preliminary Product Specification Module 1: Introduction and Overview Module 3: DC and Switching Characteristics DS136-1 (v2.0) December 20, 2007 DS136-3 (v2.0) December 20, 2007
|
Original
|
ds136ds136-1ds136-3ds136-4+10xq2vp40-5fg676nxq2vp40-5ff1152nxq2vp40xq2vp70-6ef1704ixq2vp70xapp290h337u267ppc405 ibmverilog code for alu implementation
|
PDF
|
XC2V1500
Abstract: XC2V80 XC2V1000 XC2V2000 XC2V250 XC2V40 XC2V500 lightning event counter AF124 XC2V4000
Contextual Info: Virtex -II Platform FPGAs: Introduction and Overview R DS031-1 v1.9 September 26, 2002 Advance Product Specification Summary of Virtex-II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates
|
Original
|
ds031-118-bitbg728ds031-4+10xc2v1500xc2v80xc2v1000xc2v2000xc2v250xc2v40xc2v500lightning event counteraf124xc2v4000
|
PDF
|
|
|
|
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-3 v1.5 April 23, 2001 Advance Product Specification Virtex -II Electrical Characteristics Virtex-II devices are provided in -4, -5, and -6 speed grades, with -6 having the highest performance. commercial device). However, only selected speed grades
|
Original
|
ds031-3xc2v1500fg676ds031-4+2ds031-1ds031-2
|
PDF
|
DS1102
Abstract: gearbox 405 transmitter circuit in GPR XAPP290 405d4 basic block diagram of bit slice processors carry look ahead adder digital clock using gates IBM Processor Local Bus (PLB) 64-Bit Architecture OC192
Contextual Info: 51 Virtex-II Pro X Platform FPGAs: Functional Description R DS110-2 v1.1 March 5, 2004 Advance Product Specification Virtex-II Pro™ X Array Functional Description DCM This module describes the following Virtex-II Pro X functional components, as shown in Figure 1:
|
Original
|
ds110-2ppc405ds1102gearbox 405+8transmitter circuit in gprxapp290405d4basic block diagram of bit slice processorscarry look ahead adderdigital clock using gatesibm processor local bus (plb) 64-bit architectureoc192
|
PDF
|
NE 565 texas instruments
Abstract: at17 dcm hf nw IBM Processor Local Bus (PLB) 64-Bit Architecture gearbox 405 xilinx tri mode ethernet TRANSMITTER signal 32 bit ALU vhdl code AM3 Processor Functional Data Sheet OPB* 953 XC2VPX70 RF receiver U35
Contextual Info: Virtex-II Pro X Platform FPGAs: Complete Data Sheet R DS110 v1.1 March 5, 2004 Advance Product Specification This document includes all four modules of the Virtex-II Pro X Platform FPGA data sheet. Module 1: Introduction and Overview DS110-1 (v1.1) March 5, 2004
|
Original
|
ds110ds110-1ds110-2ds110-4+10ne 565 texas instrumentsat17 dcm hf nwibm processor local bus (plb) 64-bit architecturegearbox 405xilinx tri mode ethernet transmitter signal32 bit alu vhdl codeam3 processor functional data sheetopb* 953xc2vpx70rf receiver u35
|
PDF
|
405d5
Abstract: DS083-2
Contextual Info: Virtex-II Pro Platform FPGAs: Functional Description R DS083-2 v1.0 January 31, 2002 Virtex-II Pro Array Functional Description CLB For detailed Rocket I/O digital and analog design considerations, refer to the Rocket I/O User Guide. All of the documents above, as well as a complete listing
|
Original
|
ds083-2ppc405405d5 |
PDF
|
RAM16X8
Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
Contextual Info: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.
|
Original
|
xc2064xc3090xc4005xc5210+10ram16x8verilog hdl code for triple modular redundancy37101verilog/verilog code for lvds driverxc2v3000fgsot 23-5 marking code h5bt 342 projectxc2v250cs144xc2v3000ff1152fpga jtag programmer schematics
|
PDF
|
XC2VP70 FF1704 pinout
Abstract: XC2VP20-FF896 FG25 vhdl code for uart communication vhdl code for 8-bit calculator XC2VP50
Contextual Info: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded
|
Original
|
ds083-118-bitds083-4xc2vp70 ff1704 pinout+5xc2vp20-ff896fg25vhdl code for uart communicationvhdl code for 8-bit calculatorxc2vp50
|
PDF
|
verilog hdl code for uart
Abstract: XC2VP70 FF1704 pinout XC2VP50
Contextual Info: Virtex-II Pro Platform FPGAs: Complete Data Sheet R DS083 March 9, 2004 Product Specification This document includes all four modules of the Virtex-II Pro Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics
|
Original
|
ds083ds083-1ds083-3des05/19/03+4ds083-4verilog hdl code for uartxc2vp70 ff1704 pinoutxc2vp50
|
PDF
|
Virtex-II Pro xc2vp70ff1517
Abstract: XC2VP70 FF1704 pinout RXRECCLK
Contextual Info: Virtex-II Pro Platform FPGAs: Complete Data Sheet R DS083 April 22, 2004 Product Specification This document includes all four modules of the Virtex-II Pro Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics
|
Original
|
ds083ds083-1ds083-3des05/19/03+4ds083-4virtex-ii pro xc2vp70ff1517xc2vp70 ff1704 pinoutrxrecclk
|
PDF
|
IO-L93N
Abstract: XC2V2000 XC2V10000
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.3 January 25, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates
|
Original
|
ds031-118-kbitcs144fg256+6ds031-2ds031-3ds031-4io-l93nxc2v2000xc2v10000
|
PDF
|
Virtex-II Pro xc2vp50ff1152
Abstract: XC2VP50 250v ACE 69 XC2VP30 IOL29 ultra fine pitch BGA DS083 FF1148 FF672 FG676
Contextual Info: Virtex-II Pro Platform FPGAs: Complete Data Sheet R DS083 February 19, 2004 Product Specification This document includes all four modules of the Virtex-II Pro Platform FPGA data sheet. Module 1: Introduction and Overview Module 3: DC and Switching Characteristics
|
Original
|
ds083ds083-1ds083-3ds083-4+9virtex-ii pro xc2vp50ff1152xc2vp50250v ace 69xc2vp30iol29ultra fine pitch bgaff1148ff672fg676
|
PDF
|