32x32 multiplier verilog code
Contextual Info: Prelim inary Advance inform ation Actel’s Reprogrammable SPGAs General Description Features SRAM-based System Programmable Gate Array SPGA Efficient silicon target for reusable VHDL and Verilog defined soft blocks Fine-grained logic and routing architecture
|
OCR Scan
|
a65es10032x32 multiplier verilog code |
PDF
|
ds2 lio board
Abstract: rt256 PCLX PQ208 PQ240 16*16 array multiplier VERILOG
Contextual Info: tt Prelim inary A d van ce In fo rm atio n n ÆÈfiGlm '•■■ 1 ' * Actel’s Reprogrammable SPGAs F e a tu re s • SRAM-based System SPGA G e n e r a l D e s c r ip tio n Programmable Gate Array • Efficient silicon target for reusable VHDL and Verilog
|
OCR Scan
|
a65es100ds2 lio boardrt256pclx+3pq208pq24016*16 array multiplier verilog
|
PDF
|
OPENCAD CMOS Block library
Abstract: TW99 V53A 82RA trc41 100pulse H01-H02 78pu A14348JJ3V0UM00 calculate sin verilog
Contextual Info: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社
|
Original
|
a14348jj3v0um003a14348jj3v0um00fax044548-7900opencad cmos block library+8tw99v53a82ratrc41100pulseh01-h0278pucalculate sin verilog
|
PDF
|
MUSBFSFC
Abstract: vhdl code for 4 channel dma controller verilog code for amba ahb bus crc verilog code 16 bit AMBA BUS vhdl code vhdl code dma controller verilog code AMBA AHB verilog code for dma controller verilog code 3 bit CRC ahb bridge
Contextual Info: Inventra MUSBFSFC USB 1.1 Full-Speed Function Controller DMA Requests Endpoint Control EP0 Control EP1 - 15 Control IN IN CPU Interface OUTIN Interrupt Control Interrupts EP Reg. Decoder Combine Endpoints RAM Controller DPLL USB NRZI Bit Stuff CRC Packet
|
Original
|
1300/channelpd-40104003a-fomusbfsfc+9vhdl code for 4 channel dma controllerverilog code for amba ahb buscrc verilog code 16 bitamba bus vhdl codevhdl code dma controllerverilog code amba ahbverilog code for dma controllerverilog code 3 bit crcahb bridge
|
PDF
|
nec v53
Abstract: verilog DPLL OPENCAD CMOS Block library Topmax ABC03 F159 upci 255 CB-C9VX rtl 8105 A14349JJ4V0UM004
Contextual Info: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社
|
Original
|
a14349jj4v0um004a14349jj4v0um00fax044548-7900nec v53+8verilog dpllopencad cmos block librarytopmaxabc03f159upci 255cb-c9vxrtl 8105
|
PDF
|
verilog DPLL
Abstract: BCM 2091 AN1522 signal path designer 380LB-1R5K IMC-1812 50N050 AN1509 Nippon capacitors
Contextual Info: AN1522 1 Fri Dec 15 11:40:36 1995 Order this document by AN1522/D MOTOROLA SEMICONDUCTOR APPLICATION NOTE AN1522 Analog Phase Locked Loop for H4CPlus, H4EPlus and M5C Series Arrays Prepared by: Roy Jones Edited by: Clarence Nakata Application Specific Integrated Circuits Division, Chandler AZ
|
Original
|
an1522an1522/dverilog dpllbcm 2091+6signal path designer380lb-1r5kimc-181250n050an1509nippon capacitors
|
PDF
|
verilog code for lvds driver
Abstract: parallel to serial conversion vhdl from lvds vhdl code for lvds driver vhdl code for clock and data recovery vhdl code for deserializer 10B12B parallel to serial conversion vhdl IEEE format verilog DPLL 8B10B CDRPLL
Contextual Info: sysHSI Block Usage Guidelines April 2006 Technical Note TN1020 Introduction As demand for bandwidth increases in this information-based society, communications systems with advanced technologies are emerging to meet such demand. Embedding clocks into serial data streams is a popular technique in high-speed data communications systems applications. The embedded clock is recovered at the receiver
|
Original
|
tn102010b12b8b10b1-800-lattice+8verilog code for lvds driverparallel to serial conversion vhdl from lvdsvhdl code for lvds drivervhdl code for clock and data recoveryvhdl code for deserializerparallel to serial conversion vhdl ieee formatverilog dpllcdrpll
|
PDF
|
CVPD-024
Abstract: verilog DPLL XAPP854 AD5320 XAPP514 ROCKETIO X854 x8540 VERILOG Digitally Controlled Oscillator verilog code for phase detector
Contextual Info: Application Note: Virtex-4 FPGAs R XAPP854 v1.0 October 10, 2006 Digital Phase-Locked Loop (DPLL) Reference Design Author: Justin Gaither Summary Many applications require a clock signal to be synchronous, phase-locked, or derived from another signal, such as a data signal or another clock. This type of clock circuit is important in
|
Original
|
xapp854ug024ug029xapp514+8cvpd-024verilog dpllad5320rocketiox854x8540verilog digitally controlled oscillatorverilog code for phase detector
|
PDF
|
vhdl code for loop filter of digital PLL
Abstract: vhdl code for lvds driver vhdl code for clock and data recovery 8B10B 8B10B in serial communication CDRPLL TN1000 vhdl code for phase shift vhdl code for lvds receiver
Contextual Info: sysHSI Block Usage Guidelines October 2003 Technical Note TN1020 Introduction As demand for bandwidth increases in this information-based society, communications systems with advanced technologies are emerging to meet such demand. Embedding clocks into serial data streams is a popular technique in high-speed data communications systems applications. The embedded clock is recovered at the receiver
|
Original
|
tn102010b12b8b10b1-800-lattice+8vhdl code for loop filter of digital pllvhdl code for lvds drivervhdl code for clock and data recovery8b10b in serial communicationcdrplltn1000vhdl code for phase shiftvhdl code for lvds receiver
|
PDF
|
ahb arbiter in mentor
Abstract: 16x16x1.4
Contextual Info: GS40 0.11-µm CMOS Standard Cell/Gate Array Version 0.5 May 19, 2000 Copyright Texas Instruments Incorporated, 2000 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the
|
Original
|
ahb arbiter in mentor16x16x1.4 |
PDF
|
vhdl code for 8 bit ram
Abstract: MUSBFSFC vhdl synchronous bus
Contextual Info: Inventra MUSBLSFC USB 1.1 Low-Speed Function Controller Soft Core RTL IP D A T A S H E E T Endpoint Control EP0 Control EP1 - 2 Control IN IN OUTIN Combine Endpoints Major Product Features: MCU Interface Interrupt Control Interrupts EP Reg. Decoder Low-speed (1.5 Mbps) functions
|
Original
|
p1795pd-40103002-fovhdl code for 8 bit ram+2musbfsfcvhdl synchronous bus
|
PDF
|
vhdl code for Wallace tree multiplier
Abstract: vhdl code Wallace tree multiplier wallace-tree VERILOG 16 bit wallace tree multiplier verilog code 16 bit carry lookahead subtractor vhdl 8 bit wallace tree multiplier verilog code binary coded decimal adder Vhdl code 24 bit wallace tree multiplier verilog code vhdl code for wallace tree STR s 3115
Contextual Info: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社
|
Original
|
a14353jj3v0um003a14353jj3v0um00fax044548-7900vhdl code for wallace tree multiplier+9vhdl code wallace tree multiplierwallace-tree verilog16 bit wallace tree multiplier verilog code16 bit carry lookahead subtractor vhdl8 bit wallace tree multiplier verilog codebinary coded decimal adder vhdl code24 bit wallace tree multiplier verilog codevhdl code for wallace treestr s 3115
|
PDF
|
MUSBFDRC
Abstract: verilog code for amba ahb bus Mentor inventra USB Full-Speed Dual-Role Controller "USB" peripheral
Contextual Info: Inventra MUSBFDRC USB Full-Speed Dual-Role Controller Soft Core RTL IP D A T A S H E E T Endpoint Control EP0 Control - Host EP0 Control - Function EP1 - 15 Control DMA Requests Transmit IN Receive IN Host Transaction Scheduler Combine Endpoints CPU Interface
|
Original
|
pd-40134005-fomusbfdrcverilog code for amba ahb bus+3mentorinventra usb full-speed dual-role controllerusb" peripheral
|
PDF
|
ARM dual port SRAM compiler
Abstract: designware i2c verilog code voltage regulator NEC-V850 ARM10 ARM946 TMS320C54X fastscan TI ASIC gs40 LogicVision
Contextual Info: GS40 0.11-µm CMOS Standard Cell/Gate Array Version 1.0 January 29, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the
|
Original
|
srst143arm dual port sram compilerdesignware i2cverilog code voltage regulator+7nec-v850arm10arm946tms320c54xfastscanti asic gs40logicvision
|
PDF
|
|
|
LMS adaptive filter model for FPGA vhdl
Abstract: verilog code for lms adaptive equalizer verilog code for TCM decoder qam demodulator 12-bit ADC interface vhdl code for FPGA LMS adaptive filter model for FPGA vhdl code REED SOLOMON demodulator fpga matched filter in vhdl vhdl coding for error correction and detection
Contextual Info: TM Table 1: CS3810 32 QAM Demodulator Interface Signal Descriptions Name RESTART I/O Width Description Input 1 Synchronous reset signal, active HIGH. The BLL restart the acquisition process after it is activated. The CLL returns to idle state after RESTART
|
Original
|
cs381074mhzds3810lms adaptive filter model for fpga vhdl+9verilog code for lms adaptive equalizerverilog code for tcm decoderqam demodulator12-bit adc interface vhdl code for fpgalms adaptive filter model for fpgavhdl code reed solomondemodulator fpgamatched filter in vhdlvhdl coding for error correction and detection
|
PDF
|
uic4101cp
Abstract: free verilog code of median filter UIC4101 sound sensor sandisk micro sd sandisk micro sd card pin traffic light control verilog source code verilog for matrix transformation sandisk micro sd card circuit diagram schematic diagram vga to rca
Contextual Info: Automatic Scoring System Third Prize Automatic Scoring System Institution: Huazhong University of Science & Technology Participants: Ya-bei Yang, Zun Li, and Yao Zhao Instructor: Xiao Kan Design Introduction History records what happened in the past. Do you remember the 23rd Olympic Games in Los Angeles?
|
Original
|
wm873116-bituic4101cpfree verilog code of median filter+8uic4101sound sensorsandisk micro sdsandisk micro sd card pintraffic light control verilogsource code verilog for matrix transformationsandisk micro sd card circuit diagramschematic diagram vga to rca
|
PDF
|
vhdl code for loop filter of digital PLL
Abstract: vhdl code for clock and data recovery CDRPLL 8B10B vhdl code for All Digital PLL vhdl code direct digital synthesizer
Contextual Info: Introduction to the sysHSI Block ispXPGA and ispGDX2 ™ ™ April 2003 Technical Note Introduction Embedding clocks into serial data streams is a popular technique in high-speed data communications systems applications. The embedded clock is recovered at the receiver by a Clock and Data Recovery CDR circuit. Source
|
Original
|
tn1020vhdl code for loop filter of digital pllvhdl code for clock and data recoverycdrpll+38b10bvhdl code for all digital pllvhdl code direct digital synthesizer
|
PDF
|
16 QAM modulation verilog code
Abstract: 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer cs3810 verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810 CS3710
Contextual Info: CS3810 TM 32 QAM Demodulator Virtual Components for the Converging World The CS3810 32 QAM broadband wireless demodulator core has been developed to provide an efficient and highly optimized solution for wireless data networks. Combined with the CS3710 32 QAM modulator core data
|
Original
|
cs3810cs3710155mbpscs5200+9ds381016 qam modulation verilog code4 qam modulator demodulator circuitryverilog code for lms adaptive equalizerverilog code for tcm decodervhdl coding for pulse width modulationvhdl coding for error correction and detectionlms adaptive filter model for fpga vhdlcs-3810
|
PDF
|
long range transmitter receiver circuit diagram
Abstract: receiver LVDS_rx UG-MF9504-7 receiver altLVDS long range transmitter receiver circuit vhdl code for clock and data recovery Deserialization receiver LVDS rx data path interface in vhdl SERDES
Contextual Info: LVDS SERDES Transmitter/Receiver ALTLVDS_RX/TX Megafunction User Guide UG-MF9504-7.0 August 2010 This user guide describes the features and behavior of the LVDS deserializer receiver (ALTLVDS_RX) and the LVDS serializer transmitter (ALTVDS_TX) megafunctions
|
Original
|
ug-mf9504-7long range transmitter receiver circuit diagramreceiver lvds_rxreceiver altlvds+6long range transmitter receiver circuitvhdl code for clock and data recoverydeserializationreceiver lvdsrx data path interface in vhdlserdes
|
PDF
|
CRC16
Abstract: CRC-16 XILINX EEprom ModelSim 5.4e crc 16 verilog
Contextual Info: MC-XIL-USB11DEV USB 1.1 Device Controller May 20, 2002 Product Specification AllianceCORE Facts Powered by 0HPHF&RUHTM Product Line 9980 Huennekens Street San Diego, CA 92121 Americas:+1 888-360-9044 Europe: +1 41 0 32 374 32 00 Asia: +(852) 2410 2720
|
Original
|
mc-xil-usb11devcrc16crc-16xilinx eeprom+2modelsim 5.4ecrc 16 verilog
|
PDF
|
Z0100
Abstract: Z0122 CRC-16 and verilog CLK48
Contextual Info: USER’S GUIDE O K I A S I C P R O D U C T S Z0122 2-port and Z0100 (4-port) USB 1.1 Host Controllers Virtual Component Soft IPs August 2002 PLAT-7C ARM7TDMI“ -Based Integration Platform Oki Semiconductor Oki Semiconductor Z0122 (2-port) and Z0100 (4-port)
|
Original
|
z0122z0100crc-16 and verilogclk48 |
PDF
|
U2554
Abstract: KE87A U2554 B KE49A u255 modelsim 6.3f u249 N46D V53A J14SK
Contextual Info: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社
|
Original
|
a14352jj2v0um002a14352jj2v0um00fax044548-7900u2554+9ke87au2554 bke49au255modelsim 6.3fu249n46dv53aj14sk
|
PDF
|
circuit diagram video transmitter and receiver
Abstract: CTXIL671 SMPTE 352 GTX tile oversampling recovered clock XAPP1075 EK-V6-ML605-G SRLC32E 3G-SDI Hdsdi hd sdi receiver
Contextual Info: Application Note: Virtex-6 Family Implementing Triple-Rate SDI with Virtex-6 FPGA GTX Transceivers XAPP1075 v1.1 November 2, 2010 Summary Author: John Snow The triple-rate serial digital interface (SDI) supporting the SMPTE SD-SDI, HD-SDI, and 3G-SDI standards is widely used in professional broadcast video equipment. SDI interfaces are
|
Original
|
xapp1075circuit diagram video transmitter and receiverctxil671smpte 352+6gtx tile oversampling recovered clockek-v6-ml605-gsrlc32e3g-sdihdsdihd sdi receiver
|
PDF
|
se617
Abstract: vhdl code for 74192 UPD65891 a1387 transistor F495 transistor f422 equivalent tt 2246 Transistor TT 2246 transistor f422 UPD65883
Contextual Info: Design Manual CMOS-N5 Series CMOS Gate Array Ver. 7.0 Document No. A13826EJ7V0DM00 7th edition Date Published March 2004 N CP(K) c Printed in Japan [MEMO] 2 Design Manual A13826EJ7V0DM NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the
|
Original
|
a13826ej7v0dm00a13826ej7v0dmse617vhdl code for 74192+8upd65891a1387transistor f495transistor f422 equivalenttt 2246transistor tt 2246transistor f422upd65883
|
PDF
|
