TO15NS Search Results
TO15NS Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
SRAM 54-PIN TSOPContextual Info: PRELIMINARY CY14B104L/CY14B104N 4-Mbit 512K x 8/256K x 16 nvSRAM Features Functional Description • 15 ns and 25 ns access times • Internally organized as 512K x 8 or 256K x 16 • Hands-off automatic STORE on power down with only a small capacitor • STORE to QuantumTrap nonvolatile elements is initiated |
Original |
cy14b104l/cy14b104n8/256kto10nsto15ns+1 | |
|
Contextual Info: PRELIMINARY CY14E104K/CY14E104M 4-Mbit 512K x 8 / 256K x 16 nvSRAM with Real-Time-Clock Features • 15 ns, 25 ns, and 45 ns access times ■ Internally organized as 512K x 8 (CY14E104K) or 256K x 16 (CY14E104M) ■ Hands off automatic STORE on power down with only a small |
Original |
cy14e104k/cy14e104mcy14e104kcy14e104m | |
TSOP II 54
Abstract: TSOP 48 thermal resistance junction to case TSOP 48 thermal resistance TSOP 54 thermal resistance
|
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n+4 | |
|
Contextual Info: CY14B104L, CY14B104N 4 Mbit 512K x 8/256K x 16 nvSRAM Features Functional Description • 20 ns, 25 ns, and 45 ns Access Times ■ Internally organized as 512K x 8 (CY14B104L) or 256K x 16 (CY14B104N) ■ Hands off Automatic STORE on power down with only a small |
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n | |
|
Contextual Info: PRELIMINARY CY14B104L, CY14B104N 4-Mbit 512K x 8/256K x 16 nvSRAM Features Functional Description • 15 ns, 25 ns, and 45 ns access times ■ Internally organized as 512K x 8 (CY14B104L) or 256K x 16 (CY14B104N) ■ Hands off automatic STORE on power down with only a small |
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n | |
|
Contextual Info: PRELIMINARY CY14B104L, CY14B104N 4 Mbit 512K x 8/256K x 16 nvSRAM Features Functional Description • 15 ns, 25 ns, and 45 ns access times ■ Internally organized as 512K x 8 (CY14B104L) or 256K x 16 (CY14B104N) ■ Hands off automatic STORE on power down with only a small |
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n | |
TSOP 54 Package
Abstract: CY14B104L CY14B104N
|
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n+1 | |
CY14B104L
Abstract: CY14B104N
|
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n | |
TSOP 54 PIN
Abstract: TSOP 54 Package CY14B104L CY14B104N
|
Original |
cy14b104lcy14b104n8/256kcy14b104l/cy14b104n+2 | |
TSOP 54 Package
Abstract: TSOP 48 thermal resistance TSOP 54 PIN TSOP 54 Package used in where TSOP II 54 TSOP II 54 Package
|
Original |
cy14b104l/cy14b104n8/256kto10nsto15ns+6 | |
|
Contextual Info: PRELIMINARY CY14E104K/CY14E104M 4 Mbit 512K x 8 / 256K x 16 nvSRAM with Real-Time-Clock Features • 15 ns, 25 ns, and 45 ns access times ■ Internally organized as 512K x 8 (CY14E104K) or 256K x 16 (CY14E104M) ■ Hands off automatic STORE on power down with only a small |
Original |
cy14e104k/cy14e104m44/54-pincy14e104kcy14e104m | |
|
Contextual Info: PRELIMINARY CY14E104K/CY14E104M 4 Mbit 512K x 8 / 256K x 16 nvSRAM with Real-Time-Clock Features • 15 ns, 20 ns, 25 ns, and 45 ns access times ■ Internally organized as 512K x 8 (CY14E104K) or 256K x 16 (CY14E104M) ■ Hands off automatic STORE on power down with only a small |
Original |
cy14e104k/cy14e104mcy14e104kcy14e104m | |
|
Contextual Info: PRELIMINARY CY14B104L/CY14B104N 4-Mbit 512K x 8/256K x 16 nvSRAM Feature Functional Description • 15 ns, 25 ns, and 45 ns access times • Internally organized as 512K x 8 or 256K x 16 • Hands-off automatic STORE on power down with only a small capacitor |
Original |
cy14b104l/cy14b104n8/256kto10nsto15ns |