Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    TI005 Search Results

    SF Impression Pixel

    TI005 Price and Stock

    Zakłady Kablowe BITNER

    Zakłady Kablowe BITNER TI0051

    Wire; BiTLAN; F/UTP; Cat 5e; 4x2x24AWG; Cu; wire; PE; black; 6.8mm
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME TI0051 882 1
    • 1 $1.10
    • 10 $1.10
    • 100 $0.73
    • 1000 $0.73
    • 10000 $0.73
    		Buy Now

    Zakłady Kablowe BITNER TI0054

    Wire; BiTLAN; U/UTP; Cat 6; 4x2x23AWG; Cu; wire; PE; black; 7mm
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME TI0054 560 1
    • 1 $1.28
    • 10 $1.28
    • 100 $0.97
    • 1000 $0.85
    • 10000 $0.85
    		Buy Now

    Zakłady Kablowe BITNER TI0055

    Wire; BiTLAN; F/UTP; Cat 6; 4x2x23AWG; Cu; wire; PE; black; 8.4mm
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME TI0055 305 1
    • 1 $1.71
    • 10 $1.71
    • 100 $1.30
    • 1000 $1.14
    • 10000 $1.14
    		Buy Now

    Zakłady Kablowe BITNER TI0050

    Wire; BiTLAN; F/UTP; Cat 6; 4x2x23AWG; Cu; wire; LSZH; orange; 7.3mm
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME TI0050 41 1
    • 1 $1.15
    • 10 $1.15
    • 100 $0.88
    • 1000 $0.77
    • 10000 $0.77
    		Buy Now

    TI005 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES TI0053— D 2957, JUNE 1987— REVISED JANUARY 1990 • Inputs are TTL-Voltage Compatible 54ACT11020 . . . J PACKAGE 74ACT11020 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout


    OCR Scan     		54act1102074act11020ti0053--500-ma+1300-mil PDF

    Contextual Info: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES TI0056— D2957, JULY 1987—REVISED MARCH 1990 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout TOP VIEW • Center-Pln V c c and GND Configurations to


    OCR Scan     		54ac1102774ac11027ti0056--d2957+31987--revised500-ma300-mil PDF

    Arcol wirewound resistor

    Abstract: TI002 Arcol HS50 NHS300 HS75 1K F hs50 100 1 TI005 TI006 HS300 ARCOL 19K36
    Contextual Info: HEATSINK RANGE TECHNICAL INFORMATION LAST REVISED 01 NOV 2001 CONTENTS Critical Resistance TI002 Critical Resistance TI005 Critical Voltage TI002 Definition of Terms TI005 Derating Curve HS TI007 Electromagnetic Compatibility (EMC) TI009 Heatsink Selection


    Original     		ti002ti005ti007ti009+10ti001ti003ti006arcol wirewound resistorarcol hs50nhs300hs75 1k fhs50 100 1hs300 arcol19k36 PDF

    54ACT11011

    Abstract: 74ACT11011 D2957 vqc 10 C
    Contextual Info: 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES TI0051— D2957. JULY 1987— REVISED MARCH 1990 54ACT11011 . . . J PACKAGE 74ACT11011 . . . D OR N PACKAGE Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan     		54act1101174act11011ti0051d2957+3500-ma300-milvqc 10 c PDF

    Contextual Info: 54AC 11020, 74AC11020 DUAL 4-INPUT POSITIVE-NAND GATES TI0052— D2957, MARCH 1987— REVISED MARCH 1990 S4AC11020 . . . J PACKAGE 74AC11020 . . . D OR N PACKAGE Flow-Through Architecture to Optimize PCB Layout TOP VIEW Center-Pin V c c and GND Configurations to


    OCR Scan     		74ac11020ti0052--d2957500-ma+4300-mlls4ac1102054ac11020i0052-- PDF

    Contextual Info: 54AC11021, 74AC11021 DUAL 4-INPUT POSITIVE-AND GATES TI0054—02957, JULY 1987—REVISED JANUARY 1990 Flow-Through Architecture to Optimize PCB Layout 54AC 11021 . . . J PACKAGE 74AC11021 . . . D OR N PACKAGE TOP VIEW Center-Pin Vcc and GND Configurations to


    OCR Scan     		54ac1102174ac11021ti0054--029571987--revised+4500-ma300-mil1967--revised1990--ti0054 PDF

    54AC11021

    Abstract: 74AC 74AC11021 D2957
    Contextual Info: 54AC11021, 74AC11021 DUAL 4-INPUT POSITIVE-AND GATES TI0054— D2957, JULY 1987— R EVISED JANUARY 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11021 . . . J PACKAGE 74AC11021 . . . D OR N PACKAGE Center-Pin Vq c and GND Configurations to Minimize High-Speed Switching Noise


    OCR Scan     		54ac11021ti0054d2957500-ma+4300-mil74ac110ce74ac74ac11021 PDF

    54AC11030

    Abstract: 54ACT11030 74AC11030 74ACT11030 D2957
    Contextual Info: 54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES TI0059— D2957, MARCH 1987— REVISED M ARCH 1990 54A C T11030 I PACKAGE 74ACT11030 . . . D OR N PACKAGE Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout TOP VIEW Center-Pin V q c and GND Configurations to


    OCR Scan     		54act1103074act11030ti0059d2957+4500-ma300-mil54ac1103074ac11030 PDF

    54AC11027

    Abstract: 74AC 74AC11027 D2957 SMD+TRANSISTOR+N8+11027
    Contextual Info: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES TI0056—D2957, JULY 1987—REVISED MARCH 1990 Flow -Through A rchitectu re to O ptim ize PCB Layout 54AC11027 . . . J PACKAGE 74AC11027 , . . D OR N PACKAGE TOP VIEW C enter-Pin V q c and G N D C onfigurations to


    OCR Scan     		54ac11027ti0056d2957500-ma+4300-mil74ac1102774acsmd+transistor+n8+11027 PDF

    54ACT11020

    Abstract: 74ACT11020 D2957 9n10
    Contextual Info: 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES TI0053— D2957, JU N E 1987— REVISED JA N U A R Y 1990 • Inputs are TTL-Voltage Compatible 5 4 A C T 1 1020 . . . J P ACKA G E 7 4 A C T 11 0 20 . . . D OR N P ACKA G E Flow-Through Architecture to Optimize PCB


    OCR Scan     		54act1102074act11020ti0053d2957+3500-ma300-mil9n10 PDF

    TI005B

    Abstract: 54ACT11021 74ACT11021 D2957 10D2A
    Contextual Info: 54ACT11021, 74ACT11021 DUAL 4-INPUT POSITIVE-AND GATES TI0055— 0 2 9 5 7 , JU LY 1987— R EVISED M ARCH 1990 Inputs are TTL-Voltage Compatible 54ACT11021 . . . J PACKAGE 74ACT11021 . . . D OR N PACKAGE Row-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan     		54act1102174act11021ti0055500-ma+4300-milti005bd295710d2a PDF

    74AC11020

    Abstract: 54AC11020 74AC D2957 AC1102
    Contextual Info: 54AC11020, 74AC11020 DUAL 4-INPUT POSITIVE-NAND GATES TI0052— 0 2 9 5 7 , M ARCH 1987— REVISED MARCH 1990 Flow-Through Architecture to Optimize PCB Layout S4AC11020 . . . J PACKAGE 74AC11020 . . . D OR N PACKAGE TOP VIEW Center-Pin V c c and GND Configurations to


    OCR Scan     		54ac11020ti0052d2957500-ma+5300-mil74ac1102evised74ac1102074acac1102 PDF

    Contextual Info: 54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES TI0059— D2957, MARCH 1987— REVISED MARCH 1990 54ACT11030 . . . J PACKAGE 74ACT11030 . . D OR N PACKAGE • Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan     		54act1103074act11030ti0059--d2957+3500-ma300-miljl15v PDF

    Contextual Info: 54AC11030, 74AC 11030 8-INPUT POSITIVE-NAND GATES TI0058— 0 2 9 5 7 , JUNE 1987— REVISED MAR CH 1990 54AC11030 . . . J PACKAGE 74AC11030 . . . D OR N PACKAGE Flow-Through Architecture to Optimize PCB Layout TOP VIEW Center-PIn V c c and GND Configurations to


    OCR Scan     		54ac11030ti0058--500-ma300-mil+274ac11030d2957 PDF

    1S87

    Abstract: 54AC11011 74AC11011 D2957
    Contextual Info: 54AC11011, 74AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES TI0050— 02 9 5 7 , JULY 1987— REVISED M ARCH 1990 54AC11011 . . . J PACKAGE 74AC11011 . . . D OR N PACKAGE Flow-Through Architecture to Optimize PCB Layout TOP VIEW Center-Pin V q q and GND Configurations to


    OCR Scan     		54ac1101174ac11011ti0050d2957+5500-ma300-mil74ac11archjj-501s87 PDF

    54ACT11027

    Abstract: 74ACT11027 D2957 2A26
    Contextual Info: 54ACT11027, 74ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES TI0057— 0 2 9 5 7 , JU LY 1987— REVISED M ARCH 1990 54ACT11027 . . . J PACKAGE 74ACT11027 . . . D O R N PACKAGE Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout


    OCR Scan     		54act1102774act11027ti0057500-ma+3300-mild29572a26 PDF

    EATON CM20A

    Abstract: A5 GNE mosfet Hall sensor 44e 402 2N8491 FTG 1087 S TRIAC BCR 10km FEB3T smd transistor marking 352a sharp EIA 577 sharp color tv schematic diagram MP-130 M mh-ce 10268
    Contextual Info: Table of Contents N E W A R K E L E C T R O N IC S “Where serving you begins even before you call” Newark Electronics is a UNIQUE broadline distributor of electronic components, dedicated to provid­ ing complete service, fast delivery and in-depth inventory. Our main


    OCR Scan     		eaton cm20aa5 gne mosfethall sensor 44e 4022n8491+6ftg 1087 striac bcr 10kmfeb3tsmd transistor marking 352asharp eia 577 sharp color tv schematic diagrammp-130 m mh-ce 10268 PDF

    2D917

    Contextual Info: 54ACT11021, 74ACT11021 DUAL 4-INPUT POSITIVE-AND GATES TI00S5— D 2957, JU LY 1967— REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 5 4A C T11 0 21 . . . J P A C K A G E 7 4A C T11 0 21 . . . D OR N P A C K A G E Flow-Through Architecture to Optimize PCB


    OCR Scan     		54act1102174act11021ti00s5--500-ma+2300-mll2d917 PDF

    Contextual Info: 54ACT11027, 74ACT11027 TRIPLE 3-iNPUT POSITIVE-NOR GATES T I0057— D2957, JU LY 1987— REVISED MAHCH 1990 54ACT11027 . . . J PACKAGE 74ACT11027 . . . D OR N PACKAGE • Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan     		54act1102774act11027i0057--d2957+3500-ma300-mil54aharacteristics PDF

    c142a

    Contextual Info: 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES T I0051— D2957. JULY 1987— REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 54ACT11011 . . . J PACKAGE 74ACT11011 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout


    OCR Scan     		54act1101174act11011i0051--d2957+3500-ma300-milc142a PDF