Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SY100S341JCTR Search Results

    SY100S341JCTR Datasheets (3)

    Select Manufacturer
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    SY100S341JCTR
    Micrel Semiconductor 8-BIT SHIFT REGISTER Original PDF 114.72KB 7
    SY100S341JC-TR
    Microchip Technology Integrated Circuits (ICs) - Logic - Shift Registers - IC D-TYPE POS TRG SNGL 28PLCC Original PDF 90.83KB
    SY100S341JCTR
    Synergy Semiconductor 8-BIT SHIFT REGISTER Scan PDF 112.98KB 5

    SY100S341JCTR Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: * SYNERGY SEMICONDUCTOR 8-BIT SHIFT REGISTER DESCRIPTION FEATURES The SY100S341 offer eight D-type, edge-triggered flipflops w ith both individual inputs for parallel operation as well as serial inputs for bidirectional shifting, and are designed for use in high-perform ance ECL system s. Data


    OCR Scan
    sy100s34175ki2600mhz1200ps+1-150m PDF

    Contextual Info: =1001381 * 0002213 3Û0 SYNERGY 8- b it s h i f t r e g i s t e r sy-ioos34i S E M IC O N D U C T O R FEATURES • ■ Max. shift frequency of 600MHz ■ Max. Clock to Q delay of 1200ps ■ Iee min. o f-150m A ■ ESD protection of 2000V ■ Industry standard 100K ECL levels


    OCR Scan
    sy-ioos34i600mhz1200psf-150m+4sy100s341td013a1000221bd24-1 PDF

    Contextual Info: * SY100S341 8-BIT SHIFT REGISTER SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES Max. shift frequency of 600MHz Max. Clock to Q delay of 1200ps Iee min. of -150m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for


    OCR Scan
    sy100s341600mhz1200ps-150m PDF

    F100K

    Abstract: SY100S341 SY100S341FC SY100S341JC SY100S341JCTR
    Contextual Info: 8-BIT SHIFT REGISTER FEATURES D7 Q7 Q6 PIN CONFIGURATIONS P6 P7 VEES 11 10 9 8 7 6 5 P4 CP VEE VEES S0 PIN NAMES Parallel Inputs Q0 — Q7 Data Outputs P2 P1 VEE Substrate P0 D0 Q0 VCCO for ECL Outputs Q1 1 24 23 22 21 20 19 18 P5 2 3 17 16 P6 P7 15 14 D7


    Original
    f24-1j28-1sy100s341jcsy100s341jctr+3sy100s341f100ksy100s341fc PDF

    C28H

    Contextual Info: * SYNERGY a R I T K H i F T R F f-, i S ! F- I- S E M IC O N D U C T O R FEATURES r • Max. shift frequency of 600MHz ■ Max. Clock to Q delay of 1200ps ■ I e e min. of -150mA ■ Industry standard 100K ECL levels ■ Extended supply voltage option: Vee = -4.2V to -5.5V


    OCR Scan
    600mhz1200ps-150maf100k+6sy100s341sy100s341dcsy100s341fcsy100s341jcsy100s341jctrc28h PDF

    F100K

    Abstract: SY100S341 SY100S341FC SY100S341JC SY100S341JCTR CP-413
    Contextual Info: 8-BIT SHIFT REGISTER FEATURES D7 Q7 Q6 PIN CONFIGURATIONS P6 P7 VEES 11 10 9 8 7 6 5 P4 CP VEE VEES S0 PIN NAMES Parallel Inputs Q0 — Q7 Data Outputs P2 P1 VEE Substrate P0 D0 Q0 VCCO for ECL Outputs Q1 1 24 23 22 21 20 19 18 P5 2 3 17 16 P6 P7 15 14 D7


    Original
    f24-1j28-1d0f24-1sy100s341jc+5sy100s341jctrsy100s341f100ksy100s341fccp-413 PDF

    F100K

    Abstract: SY100S341 SY100S341FC SY100S341JC 032206
    Contextual Info: 8-BIT SHIFT REGISTER Micrel, Inc. FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ SY100S341 SY100S341 DESCRIPTION The SY100S341 offer eight D-type, edge-triggered flipflops with both individual inputs for parallel operation as well as serial inputs for bidirectional shifting, and are


    Original
    sy100s341600mhz1200ps150ma+5m9999-032206f100ksy100s341fcsy100s341jc032206 PDF

    Contextual Info: * SYNERGY 8-BIT SHIFT REGISTER SY100S341 SEMICONDUCTOR DESCRIPTION FEATURES Max. shift frequency of 600MHz Max. Clock to Q delay of 1200ps Iee min. of -150m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for


    OCR Scan
    sy100s341600mhz1200ps-150m PDF

    F100K

    Abstract: SY100S341 SY100S341JC SY100S341JCTR
    Contextual Info: 8-BIT SHIFT REGISTER Micrel, Inc. FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ SY100S341 SY100S341 DESCRIPTION The SY100S341 offer eight D-type, edge-triggered flipflops with both individual inputs for parallel operation as well as serial inputs for bidirectional shifting, and are


    Original
    sy100s341600mhz1200ps150ma+4m9999-042307f100ksy100s341jcsy100s341jctr PDF

    F100K

    Abstract: SY100S341
    Contextual Info: T0013fll « 0002213 3Û0 8-BIT SHIFT REGISTER SYNERGY SY100S341 S E M IC O N D U C T O R FEATURES • ■ Max. shift frequency of 600MHz ■ Max. Clock to Q delay of 1200ps ■ Iee min. of -150m A ■ ESD protection of 2000V ■ Industry standard 100K ECL levels


    OCR Scan
    t0013fllsy100s341600mhz1200ps+3-150maf100kd24-1 PDF