SV51 Search Results

Contextual Info: JTAG Boundary-Scan Testing in Stratix V Devices 10 2013.05.06 SV51012 Subscribe Feedback This chapter describes the boundary-scan test BST features in Stratix V devices. Related Information Stratix V Device Handbook: Known Issues Lists the planned updates to the Stratix V Device Handbook chapters.

Contextual Info: Embedded Memory Blocks in Stratix V Devices 2 2013.05.06 SV51003 Subscribe Feedback The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements. Related Information

Contextual Info: 9 SEU Mitigation for Stratix V Devices 2013.05.06 SV51011 Subscribe Feedback This chapter describes the error detection features in Stratix V devices. You can use these features to mitigate single event upset SEU or soft errors. Related Information Stratix V Device Handbook: Known Issues

Contextual Info: 1 Logic Array Blocks and Adaptive Logic Modules in Stratix V Devices 2013.05.06 SV51002 Subscribe Feedback This chapter describes the features of the logic array block LAB in the Stratix V core fabric. The LAB is composed of basic building blocks known as adaptive logic modules (ALMs) that you can

Contextual Info: External Memory Interfaces in Stratix V Devices 7 2012.12.28 SV51008 Subscribe Feedback The Stratix V devices provide an efficient architecture that allows you to fit wide external memory interfaces to support a high level of system bandwidth within the small modular I/O bank structure. The I/Os are

Contextual Info: Web Datasheet- Power Rectifier Web Datasheet POWER RECTIFIER PART NUMBER: SV5186 PACKAGE STYLE:303 CONFIGURATION:SINGLE ALL RATINGS ARE @ Tc = 25 °C UNLESS OTHERWISE SPECIFIED. Disclaimer MAXIMUM RATINGS / Conditions SYMBOL MAX PIV 100 Volts MAXIMUM DC OUTPUT CURRENT @ Tc=55 °C

TO-277 Schottky

Contextual Info: SV540 / SV5100 SCHOTTKY BARRIER RECTIFIER CURRENT 5 Ampers 0.172 4.35 0.167(4.25) FEATURES • Ideal for automated placement • High efficiency Operation 0.048(1.20) 0.039(1.00) • Low thermal resistance • In compliance with EU RoHS 2002/95/EC directives

Contextual Info: 9. Configuration, Design Security, and Remote System Upgrades in Stratix V Devices January 2011 SV51010-1.2 SV51010-1.2 This chapter contains information about the Stratix V supported configuration schemes, instructions about how to execute the required configuration schemes, and

Contextual Info: 6. High-Speed Differential I/O Interfaces and DPA in Stratix V Devices December 2010 SV51007-1.1 SV51007-1.1 This chapter describes the significant advantages of the high-speed differential I/O interfaces and the dynamic phase aligner DPA over single-ended I/Os and their

Contextual Info: SV540 / SV5100 SCHOTTKY BARRIER RECTIFIER 40-100 Volts CURRENT 5 Amperes 0.172 4.35 0.167(4.25) FEATURES • Ideal for automated placement • High efficiency Operation 0.048(1.20) 0.039(1.00) • Low thermal resistance • / 

Contextual Info: Stratix V Device Overview 2014.04.08 SV51001 Subscribe Send Feedback Many of the Stratix V devices and features are enabled in the Quartus® II software version 13.0. The remaining devices and features will be enabled in future versions of the Quartus II software.

error detection codes

Abstract: M20K "Error Detection" error detection 5SGX
Contextual Info: 10. SEU Mitigation in Stratix V Devices SV51011-1.0 This chapter describes how to activate and use the error detection cyclic redundancy check CRC feature when your Stratix V device is in user mode and how to recover from configuration errors caused by CRC errors. The error detection feature is

B456 F 15

Abstract: b456 transistor c789 M20K dual port ram simple block diagram for digital clock A123 C789
Contextual Info: 2. Memory Blocks in Stratix V Devices SV51003-1.0 Embedded memory blocks include 640-bit enhanced memory logic array blocks MLABs and 20-Kbit M20K blocks. This chapter describes the embedded memory blocks in Stratix V devices. Embedded memory blocks provide different sizes of

Contextual Info: 8. Hot Socketing and Power-On Reset in Stratix V Devices SV51009-1.0 This chapter provides information about hot-socketing specifications, power-on reset POR requirements, and their implementation in Stratix V devices. Stratix V devices offer hot socketing, also known as hot plug-in or hot swap, and

HF35-F1152

Abstract: KF40-F1517 5sgxa3 eye-q 400 NF40-F1517 interlaken gf35 NF45 KF35-F1152
Contextual Info: Stratix V Device Family Overview January 2011 SV51001-1.6 SV51001-1.6 This document provides an overview of the Stratix V devices and their features. Many of these devices and features are enabled in the Quartus ® II software version 10.1. The remaining devices and features will be enabled in future versions of the

5SGX

Abstract: SV51012-1 jtag receiver Stratix V
Contextual Info: 11. JTAG Boundary-Scan Testing in Stratix V Devices SV51012-1.0 This chapter describes the boundary-scan test BST features that are supported in Stratix V devices. Stratix V devices support IEEE Std. 1149.1 and IEEE Std. 1149.6. The IEEE Std. 1149.6 is only supported on the high-speed serial interface (HSSI) transceivers in Stratix V

CLK12

Abstract: CLK21 SV51005-1
Contextual Info: 4. Clock Networks and PLLs in Stratix V Devices SV51005-1.0 This chapter describes the hierarchical clock networks and phase-locked loops PLLs which have advanced features in Stratix V devices. It includes information about reconfiguring the PLL counter, clock frequency, and phase shift in real time, which

Contextual Info: Power Management in Stratix V Devices 11 2013.05.06 SV51013 Subscribe Feedback This chapter describes the programmable power technology, hot-socketing feature, power-on reset POR requirements, power-up sequencing recommendation, temperature sensing diode (TSD), and their

Contextual Info: 8 Configuration, Design Security, and Remote System Upgrades in Stratix V Devices 2013.06.11 SV51010 Feedback Subscribe This chapter describes the configuration schemes, design security, and remote system upgrade that are supported by the Stratix V devices.

Contextual Info: Clock Networks and PLLs in Stratix V Devices 4 2013.05.06 SV51005 Subscribe Feedback This chapter describes the advanced features of hierarchical clock networks and phase-locked loops PLLs in Stratix V devices. The Quartus® II software enables the PLLs and their features without external devices.

Contextual Info: Web Datasheet- Power Rectifier Web Datasheet POWER RECTIFIER PART NUMBER: SV5190 PACKAGE STYLE:303 CONFIGURATION:SINGLE ALL RATINGS ARE @ Tc = 25 °C UNLESS OTHERWISE SPECIFIED. Disclaimer MAXIMUM RATINGS / Conditions SYMBOL MAX PIV 600 Volts MAXIMUM DC OUTPUT CURRENT @ Tc=55 °C

Contextual Info: SV540 / SV5100 SCHOTTKY BARRIER RECTIFIER CURRENT 5 Ampers 0.172 4.35 0.167(4.25) FEATURES • Ideal for automated placement 0.048(1.20) 0.039(1.00) • High efficiency Operation • Low thermal resistance • In compliance with EU RoHS 2002/95/EC directives

Contextual Info: Stratix V Device Overview 2013.05.06 SV51001 Subscribe Feedback Many of the Stratix V devices and features are enabled in the Quartus® II software version 13.0. The remaining devices and features will be enabled in future versions of the Quartus II software.

HSUL-12

Abstract: SSTL-12 SSTL-125 SSTL-135 SSTL12
Contextual Info: 5 I/O Features in Stratix V Devices 2013.06.21 SV51006 Subscribe Feedback This chapter provides details about the features of the Stratix V I/O elements IOEs and how the IOEs work in compliance with current and emerging I/O standards and requirements.