SM5643 Search Results
SM5643 Price and Stock
SMART Modular Technology Inc SM5643285D8NWCH32Mx64 (256MB), DDR, 200 Pin So DIMM, Unbuffered, Non ECC, 32Mx8 Based, DDR266B, 31.75mm, 22 DQ termination |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SM5643285D8NWCH | 9 |
|
Get Quote | |||||||
SMART Modular Technology Inc SM5643235D8NWCHMEMORY MODULE |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SM5643235D8NWCH | 109 |
|
Buy Now | |||||||
SM5643 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: SM5643285D4N0UU May 4, 2000 Revision History • May 4, 2000 Modified AC characteristics. • April 20, 2000 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm5643285d4n0uu256mbyte16mx8184-pin | |
|
Contextual Info: SM564324574X0BU May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • June 11, 1999 Modified datasheet part number from SM564324574X6BU to SM564324574X0BU. |
Original |
sm564324574x0busm564324574x6bu | |
SG564323578NW3R
Abstract: SM564323578NW3R
|
Original |
su564323578nw3rsm564323578nw3rsg564323578nw3r32mx64+4 | |
|
Contextual Info: SM564328578NWUU May 3, 2001 Revision History • May 3, 2001 Modified datasheet. • May 9, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • February 17, 2000 |
Original |
sm564328578nwuu | |
|
Contextual Info: SM564328574N03R July 12, 2001 Revision History • July 12, 2001 Modified AC Characteristics tRCD on page 7. Modified Ordering Information (Cycle Time) on page 16. • January 4, 2001 Modified datasheet. • May 24, 2000 Added Command Truth Table, Mode Register Table and notes. |
Original |
sm564328574n03r | |
|
Contextual Info: SU564328578N63R November 11, 2005 Ordering Information Part Numbers Description SM564328578N63R 32Mx64 256MB , SDRAM, 168-pin DIMM, Unbuffered, 32Mx8 Based, PC133, CL = 3.0, 34.93mm. SG564328578N63R 32Mx64 (256MB), SDRAM, 168-pin DIMM, Unbuffered, 32Mx8 Based, PC133, CL = 3.0, |
Original |
su564328578n63rsm564328578n63rsg564328578n63r32mx64+4 | |
sm5643Contextual Info: SM564323578NV3R May 11, 2001 Orderable Part Numbers Module Part Number CAS Latency Speed SM564323578NV3R 3 only 133MHz Revision History • May 11, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564323578nv3r133mhz256mbyte32mx16+2 | |
|
Contextual Info: SM564323578NVUP May 11, 2001 Orderable Part Numbers Module Part Number CAS Latency Speed SM564323578NV3P 3 only 100MHz SM564323578NVBP 2&3 100MHz Revision History • May 11, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564323578nvupsm564323578nv3psm564323578nvbp100mhz+3 | |
|
Contextual Info: SM564328574N9BU May 3, 2001 Revision History • May 3, 2001 Modified datasheet. • May 9, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • October 15, 1998 |
Original |
sm564328574n9bu256mbyte | |
SM564328574N0BPContextual Info: SU564328574N0BP June 21, 2006 Ordering Information Part Numbers Description SM564328574N0BP 32Mx64 256MB , SDRAM, 168-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, PC100, CL 2.0 & 3.0, 34.93mm. SG564328574N0BP 32Mx64 (256MB), SDRAM, 168-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, |
Original |
su564328574n0bpsm564328574n0bpsg564328574n0bp32mx64+4 | |
SM5643285D8N6CL
Abstract: SG5643285D8N6CL
|
Original |
su5643285d8n6clsm5643285d8n6clsx5643285d8n6cl32mx64+5 | |
|
Contextual Info: SM564324574X03R May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • July 27, 1999 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564324574x03r256mbyte32mx4 | |
|
Contextual Info: SM564328578N63R01 July 12, 2001 Orderable Part Numbers Module Part Number SM564328578N63R01 Device Specification PC133, CL 3 only Revision History • July 12, 2001 Modified AC Characteristics tRCD on page 7. • April 24, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564328578n63r01pc133256mbyte | |
|
Contextual Info: SM564328574N0BS September 25, 2002 Ordering Information Part Numbers SM564328574N0BS Description 32Mx64 256MB , SDRAM 168-pin DIMM, Unbuffered, 16Mx8 Based, PC133, CL=2 & 3, 34.93mm Revision History • September 25, 2002 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564328574n0bs32mx64256mb168-pin+3 | |
|
|
|||
|
Contextual Info: SM564328574NZ3R01 September 4, 2001 Orderable Part Numbers Module Part Number SM564328574NZ3R01 Description 32Mx64 256MB , SDRAM, 144-pin SODIMM Unbuffered, 16Mx8 Based, CL=3, PC133 Revision History • September 4, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com |
Original |
sm564328574nz3r0132mx64256mb144-pin+3 | |
SG5643285D8N6CGContextual Info: SU5643285D8N6CU July 5, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D8N6CG 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 32Mx8 Based, DDR266A, 31.75mm, 22Ω DQ termination. PC2100 @ CL 2.0, 2.5 SG5643285D8N6CG 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, |
Original |
su5643285d8n6cusm5643285d8n6cg32mx64256mb+4 | |
|
Contextual Info: SU5643235D8NWCL September 17, 2004 Ordering Information Part Numbers Description Module Speed SM5643235D8NWCL 32Mx64 256MB , DDR, 200-pin SO-DIMM, Unbuffered, 16Mx16 Based, Non-ECC, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SB5643235D8NWCL 32Mx64 (256MB), DDR, 200-pin SO-DIMM, Unbuffered, 16Mx16 |
Original |
su5643235d8nwclsm5643235d8nwclsb5643235d8nwcl32mx64+4 | |
|
Contextual Info: SM564324574N0BU May 24, 2000 Revision History • May 24, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • June 21, 1999 Modified datasheet part number from SM564324574N6BU to SM564324574N0BU. |
Original |
sm564324574n0busm564324574n6bu18erein | |
|
Contextual Info: SU5643285D4N0CL June 27, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D4N0CL 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SG5643285D4N0CL 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, Non-ECC, |
Original |
su5643285d4n0clsm5643285d4n0clsg5643285d4n0cl32mx64+4 | |
|
Contextual Info: SM564324U7UX6AU Preliminary B Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • May 29, 1998 Preliminary datasheet released. Note* : |
Original |
sm564324u7ux6aua10/ap25erein | |
|
Contextual Info: SM56432457UX0UP May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • March 13, 2000 Modified DC characteristics on page 4. |
Original |
sm56432457ux0uppc-10044-1908erein | |
|
Contextual Info: SU5643285D4N0CU July 5, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D4N0CG 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, DDR266A, 31.75mm, 22Ω DQ termination. PC2100 @ CL 2.0, 2.5 SG5643285D4N0CG 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, |
Original |
su5643285d4n0cusm5643285d4n0cg32mx64256mb+3 | |
|
Contextual Info: SU5643285D8N6FN June 27, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D8N6FN 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 32Mx8 Based, DDR400C, 31.75mm, 22Ω DQ termination. PC3200 @ CL 3.0 SX5643285D8N6FN 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, Non-ECC, |
Original |
su5643285d8n6fnsm5643285d8n6fnsx5643285d8n6fn32mx64+4 | |
SX56Contextual Info: SU5643285D8NWCL September 21, 2004 Ordering Information Part Numbers Description Module Speed SM5643285D8NWCL 32Mx64 256MB , DDR, 200-pin SO-DIMM, Unbuffered, NonECC, 32Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SB5643285D8NWCL 32Mx64 (256MB), DDR, 200-pin SO-DIMM, Unbuffered, NonECC, 32Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination, |
Original |
su5643285d8nwclsm5643285d8nwclsb5643285d8nwcl32mx64+5 | |