J11-J17
Abstract: SiLabs 570 Si571 Si570 si514 SI510
Contextual Info: Si5xx/514/570-PROG-EVB S i 5 1 4 / 5 7 0 / 5 7 1 / 5 9 8 / 5 9 9 A NY - F R E Q UE N C Y I 2 C PROGRAMMABLE XO/VCXO EVALUATION BOARD Description Features The Silicon Laboratories Si514/570/571/598/599 evaluation kit contains the hardware and software needed for evaluation of the Si514/570/571/598/599
|
Original
|
si5xx/514/570-prog-evbsi514/570/571/598/599si514/570/571/si571/+6j11-j17silabs 570si571si570si514si510
|
PDF
|
SI570
Abstract: virtex-7 virtex7 Si571 Si598 Si5324 Spartan-6 FPGA Si5368 Si599 VIRTEX-6
Contextual Info: Silicon Labs and Altera/Xilinx Timing Solutions Cross-Reference Guide Ideal for Clocking FPGAs • Multiple Altera and Xilinx FPGA reference designs Combination of frequency flexibility and jitter performance ideal for FPGAs High power supply noise rejection minimizes impact
|
Original
|
si53xsi55xsi57xsi59x+1410mhzsi53x/7xoc-48/192si5338si570virtex-7virtex7si571si598si5324spartan-6 fpgasi5368si599virtex-6
|
PDF
|
|
Contextual Info: CLOCK AND OSCILLATOR PRODUCT SELECTOR GUIDE SPRING 2013 SP RING 2 013 Clocks and oscillators for communications, computing and consumer applications www.silabs.com/timing Engineering for a mixed-signal world. 2 / C L O C K A N D O S C I L L AT O R S E L E C T O R
|
Original
|
|
PDF
|
si598
Abstract: SI599 Silabs 16113
Contextual Info: Si 5 9 8 / S i 5 99 10–810 M H Z I 2C P ROGRAMMABLE XO/VCXO Features I2C programmable output frequencies from 10 to 810 MHz 0.5 ps RMS phase jitter Superior power supply rejection: 0.3–0.4 ps additive jitter Available LVPECL, CMOS, LVDS,
|
Original
|
si570/571si5602si598si599+2silabs16113
|
PDF
|
Si599
Abstract: Si598 Silabs AN266 JESD22-A114 0x0812 si5981
Contextual Info: Si 5 9 8 / S i 5 99 10–525 M H Z I 2C P ROGRAMMABLE XO/VCXO Features I2C programmable output frequencies from 10 to 525 MHz 0.5 ps RMS phase jitter Superior power supply rejection: 0.2 ps with 100 mVp-p noise Available LVPECL, CMOS, LVDS,
|
Original
|
si570/571si5602si599si598+5silabsan266jesd22-a1140x0812si5981
|
PDF
|
Si53x
Abstract: AN291 CML ECL termination cmos disadvantages AN-291
Contextual Info: AN291 O U T P U T B UFFER O PTIONS XO/VCXO D E V I CE S FOR Si53 X /55 X /57 X / 5 9 X 1. Introduction The Si53x/55x/57x/59x XO/VCXO devices can be ordered with one of four different output buffer types: CMOS, LVPECL, LVDS, or CML. Each output type has its own particular benefits and disadvantages. This document
|
Original
|
an291si53x/55x/57x/59xsi53xcml ecl termination+2cmos disadvantagesan-291
|
PDF
|
SI510
Contextual Info: Timing Selector Guide SPRING 2014 HIGH PERFORMANCE CUSTOMIZABLE FREQUENCY FLEXIBILITY 2-WEEK LEAD TIME 2 / C L O C K A N D O S C I L L AT O R S E L E C T O R Timing Solutions Comprehensive — complete portfolio of oscillators, clock generators, clock buffers and jitter attenuators
|
Original
|
si510 |
PDF
|
Si599
Abstract: Si598 si570 Silabs SI59X AN266 JESD22-A114 Si59x-EVB
Contextual Info: Si 5 9 8 / S i 5 99 10–810 M H Z I 2C P ROGRAMMABLE XO/VCXO Features I2C programmable output frequencies from 10 to 810 MHz 0.5 ps RMS phase jitter Superior power supply rejection: 0.3–0.4 ps additive jitter Available LVPECL, CMOS, LVDS,
|
Original
|
si570/571si5602si599si598+6si570silabssi59xan266jesd22-a114si59x-evb
|
PDF
|
Silabs
Abstract: si591
Contextual Info: S i 5 9 0 / 5 91 1 ps M AX J I T T E R C RYSTAL O SC ILLA TOR XO (10 M H Z TO 810 MH Z ) Features Available with any-frequency output frequencies from 10 to 810 MHz 3rd generation DSPLL with superior jitter performance: 1 ps max jitter
|
Original
|
si5602oc-3/12/48silabssi591 |
PDF
|