SD-51 TRW Search Results

TTL LS 7407

Abstract: 82C206 PBGA388
Contextual Info: STPC INDUSTRIAL PC Compatible Embedded Microprocessor • POWERFUL X86 PROCESSOR ■ 64-BIT BUS ARCHITECTURE ■ 64-BIT 66MHz DRAM CONTROLLER ■ SVGA GRAPHICS CONTROLLER ■ 135MHz RAMDAC ■ UMA ARCHITECTURE ■ TFT DISPLAY CONTROLLER ■ PCI MASTER / SLAVE / ARBITER

Contextual Info: Section 16 Electrical Characteristics 16.1 Absolute Maximum Ratings Item Symbol Ratings Units Power supply voltage VCC -0 .3 to 4.6 V Input voltage Vin —0.3 to V qq + 0.3 V Operating temperature Topr T o o 1tn Table 16.1 Absolute Maximum Ratings °C Storage temperature

IC HXJ 2038

Abstract: 1N52398 DB5T tfk 102 cny 70 hxj 2038 rca 40361 transistor rca 40362 TFK 680 CNY 70 Diode Equivalent 1N34A 2n5952 equivalent
Contextual Info: The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Components Group The T ransistor and Diode Data Book for Design Engineers T e x a s In s t r u m e n t s IN CO RPO RATED TYPE NUMBER INDEX GLOSSARY TRANSISTOR SELECTION GUIDES TRANSISTOR INTERCHANGEABILITY

Contextual Info: lattice ispLSI and pLSI 1032E Semiconductor Corporation High-Density Programmable Logic Features Functional Block Diagram ’ HIGH DENSITY PROGRAMMABLE LOGIC — 6000 PLD Gates — 64 I/O Pins, Eight Dedicated Inputs — 192 Registers — High Speed Global Interconnect

Contextual Info: Lattice ispLSI and pLSI‘ 1048C ; Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram ' HIGH-DENSITY PROGRAMMABLE LOGIC Tm Elm s a i rmn n tin i rrm rn i’i rrm • O u tpu t R outing Pool — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output

Contextual Info: OKI Semiconductor MSC2121A FEDL2121A-03 Issue Date: Jul. 16, 2002 14.4 kbps Full Duplex Modem Chip Set With Built-in Protocols GENERAL DESCRIPTION The MSC2121A is a modem chip-set that provides full duplex data transmission capability of up to 14400 bits/s conforming to ITU-T Recommendation V.32 bis, V.22 bis, V.22, and V.21 and Bell

Contextual Info: I ha ftir p C I H I w !L is p L S 1 1 0 3 2 in-system programmable Large Scale Integration High-Density Programmable Logic Functional Block Diagram Features IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC — Member of Lattice’s ispLSI Family — Fully Compatible with Lattice's pLSP Family

bt dof

Contextual Info: •HYUNDAI HYM536410 Series SEMICONDUCTOR 4M X 36-bit CMOS DRAM MODULE PRELIMINARY DESCRIPTION The HYM536410 is a 4M x 36-bit Fast page mode CMOS DRAM module consisting of eight HY5117400 in 24/28 pin SOJ and four HY514100A In 20/26 pin SOJ on a 72 pin glass-epoxy printed circuit board. 0 .2 ^uF decoupling

Contextual Info: -HY UND AI HYM532200A M-Series 2M X 32-bit CMOS DRAM MODULE DESCRIPTION The HYM532200A is a 2M x 32-bit Fast page mode CMOS DRAM module consisting of sixteen HY514400A in 20/26 pin SOJ on a 72 pin glass-epoxy printed circuit board. 0.22^F decoupling capacitor is mounted fo r each DRAM.

Contextual Info: CUBIT-3 Device CellBus Bus Switch TXC-05804 DATA SHEET FEATURES DESCRIPTION • Interoperable with CUBIT®-Pro TXC-05802B , ASPEN (TXC-05810) UTOPIA Level 2 interface (8/16-bit) with support for 16 ports • Supports dual OC-3 steady state bidirectional

Contextual Info: • H Y U N D A I H Y M 5 6 4 1 2 4 A R -S e r ie s Unbuffered 1M x 64-bit CMOS DRAM MODULE with EXTENDED DATA OUT DESCRIPTION Tîie HYM564124A is a 1M x 64-bit EDO mode C M O S DRAM module consisting of four HV5118164B in 42/42 pin SOJ or 44/50 pin TSOP-II and one 2048 bit EEPROM on a 168 pin glass-epoxy printed circuit board. 0.1 nF and

Contextual Info: •HYUNDAI H Y 5 1 1 6 1 0 0 S e r ie s 16Mx1-btt C M O S D R A M DESCRIPTION "The HY5116100 is the new generation and fast dynamic RAM organized 16,777,216x 1-bit. The HY5116100 utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating

F65548

Abstract: schematic diagram cga to vga converter NEC plasma tv schematic diagram sharp lcd tv panel32 pin LCm-5327 lcm-5331-22ntk color LCD Module 128x128 1.44 LCM-5327-24NAK LM64P80 cga ega vga tester
Contextual Info: 65548 High Performance Flat Panel / CRT GUI Accelerator Data Sheet Revision 1.1 February 1996 P R E L I M I N A R Y CopyrightNotice Copyright 1995-96, Chips and Technologies, Inc. ALL RIGHTS RESERVED. This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce,

Contextual Info: CY7C383A CY7C384A C y pr e ss UltraLogic Very High Speed 2K Gate CMOS FPGA Functional Description — Waveform sim ulation with back annotated net delays — PC and workstation platforms Features • Very high speed — Loadable counter frequencies greater than 150 MHz

Contextual Info: m i c r o n 256K MT43C4257/8 X 4 TPDRAM 256K X 4 DRAM WITH DUAL 5 1 2 x 4 SAMS TRIPLE PORT DRAM FEATURES PIN ASSIGNMENT Top View Three asynchronous, independent, data access ports Fast access times - 80ns random, 25ns serial Operation and control compatible with 1 Meg VRAM

Contextual Info: • H Y U N D A I H Y M 5V 64214A Z -S e r ie s SO DIMM 2M X 64-bit CMOS DRAM MODULE _ with EXTENDED DATA OUT DESCRIPTION Ttie HYM5V64214A is a 2M x 64-bit EDO mode CMOS DRAM module consisting of eight HY51V178046 in 28/28 pin SOJ or TSOR-II and one 2048 bit EEPROM on a 144 Zig Zag Dual pin glass-epoxy printed circuit board. 0.22pF

Contextual Info: CUBIT-3 Device CellBus Bus Switch TXC-05804 DATA SHEET FEATURES DESCRIPTION • Interoperable with CUBIT®-Pro TXC-05802B , ASPEN (TXC-05810) UTOPIA Level 2 interface (8/16-bit) with support for 16 ports • Supports dual OC-3 steady state bidirectional

Contextual Info: Lattice' ispLSr and pLSr 1048C | Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers

Contextual Info: Lattice is p L S _ _ _ _ Semiconductor • ■ ■ ■ Corporation r a n d p L S Im 1 0 1 6 E High-Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 2000 PLD Gates 32 I/O Pins, Four Dedicated Inputs

Contextual Info: “HYUNDAI H Y 5 1 1 6 1 O O A S e r ie s 16M X 1-bit CMOS DRAM DESCRIPTION The HY5116100A is the new generation and fast dynamic RAM organized 16,777,216 x 1-bit. The HY5116100A utilizes Hyundai’s CMOS silicon gate process technology as advanced circuit techniques to provide wide

Contextual Info: Lattice* i s ; ; ; Semiconductor • ■ ■ Corporation p L S I a n d p L S I 2 1 2 8 High-Density Programmable Logic Functional Block Diagram Features • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs

Contextual Info: I attipp IL a C l H I U ispLSr 1032 in-systsm programmable Large Scale Integration Functional Block Diagram Features • In-system programmable HIGH DENSITY LOGIC — Member of Lattice's IspLSI Family — Fully Compatible with Lattice's pLSI Family — High Speed Global Interconnects

Contextual Info: CUBIT-622 Device DATA SHEET PRODUCT PREVIEW DESCRIPTION FEATURES The CUBIT-622 device is a single-chip solution for implementing low-cost ATM multiplexing and switching systems, based on the CellBus architecture. Such systems are built from a number of CUBIT-3,

73K224L

Abstract: VC15C QAM FSK demodulator 39AD3 TRW coded digital signals 73K224L-28IH
Contextual Info: SSI 73D2240 ¿ m m s v s k m A TDK Group/Company V.22bis 2400 Bit/s Modem Device Set s December 1992 DESCRIPTION FEATURES The SSI 73D2240 is a set of two ICs that provide the data pump functions needed to design a high-performance, low-power 2400 bit/s intelligent modem for use in