PSDIP24 Search Results
PSDIP24 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
TDA0161 equivalent
Abstract: 1N3393 BDX54F equivalent byt301000 bux transient voltage suppressor ST90R9 ua776mh sgs 2n3055 Transistor morocco mje13007 inmos transputer reference manual
|
OCR Scan |
tda0161 equivalent1n3393bdx54f equivalentbyt301000+6 | |
TB62501F
Abstract: TB62207BFG tb62506fg TA1319AP 10 Segment Displays tb62506 tb62501 TB62207 TB62503 TA78033LS
|
Original |
ta75s01ftg2214stg2213s12dbm+14 | |
|
Contextual Info: TA2136FG/NG TOSHIBA Bipolar Liner Integrated Circuit Silicon Monolithic TA2136FG,TA2136NG Sound Retrieval System; 3D Sound IC The device incorporated the SRS; Sound Retrieval System under license from SRS Labs, Inc. TA2136FG The TA2136FG/TA2136NG is the IC with the Sound Retrieval |
Original |
ta2136fg/ngta2136fgta2136ngta2136fg/ta2136ng+1 | |
|
Contextual Info: *7Æ > SCS THOMSON M [MSi gìM(g i]0(§Ì M624017 VERY FAST CMOS 16K x 4 SRAM WITH OUTPUT ENABLE • 16K x 4 CMOS FAST SRAM WITH OUTPUT ENABLE ■ EQUAL CYCLE AND ACCESS TIME: 10, 12,15, 20ns ■ TRI-STATE COMMON I/O ■ JEDEC PLASTIC SOJ and DIP, 300 mil PACK |
OCR Scan |
m624017psdip24psoj24 | |
64K X 4 SRAMContextual Info: n rz SCS-THOMSON M624064 llQ g^(Qmi(M(Q i]D(gS VERY FAST CMOS 64K x 4 SRAM • 64K x 4 CMOS FAST SRAM ■ EQUAL CYCLE AND ACCESS TIMES: 12, 15,20ns ■ LOW Vcc DATA RETENTION: 2V « TRI-STATE COMMON I/O ■ JEDEC PLASTIC SOJ and DIP, 300 mil PACK AGES Figure 1. Logic Diagram |
OCR Scan |
m624064va00802psdip24psoj24+1 | |
256x16 eprom
Abstract: GS-2I5-D12 GS-D250M PHDIP28 GS-2I12-9 512X8 from 128x8 ram L293D shield gs-2i5 PHDIP24 ESM1602B
|
OCR Scan |
et9400ef6801/04/05isb12000isb18000+12 | |
TMPA8891
Abstract: TB1334FG TMPA8893 TB32160AFG TB1334 TMPA8897PSCNG TB1318FG TB32302fg TA8275HQ TMPA8879
|
Original |
tmpa8873cxcngtmpa8879cxcngtmpa8891cxcngtmpa8893cxcng+16 | |
VR00Contextual Info: /IT ^7# SCS-THOM SON [M M[U(OT(5 KS MK4505M MK4505S VERY FAST CMOS 1K x 5 CLOCKED FIFO • FIR S T-IN -FIR S T-O U T MEMORY BASED ARCHITECTURE ■ 1024 x 5 ORGANIZATION ■ RISING EDGE TRIGGERED CLOCK INPUTS ■ SUPPORTS FREE-RUNNING 40% TO 60% DUTY CYCLE CLOCK INPUTS |
OCR Scan |
mk4505mmk4505s4505mpsdip20+4 | |
|
Contextual Info: F= 7 S G S -T U O M S O N ^ 7 i, 5 t L E T O iO g S M 6 2 1 2 5 6 VERY FAST CMOS 256K x 1 SRAM WITH SEPARATE I/O • 256K x 1 CMOS FAST SRAM ■ EQUAL CYCLE AND ACCESS TIMES: 12,15,20ns ■ LOW Vcc DATA RETENTION: 2V ■ SEPARATE DATA INPUT AND DATA OUTPUT |
OCR Scan |
m621256psdip24psoj24 | |
tb62726
Abstract: TB62726AF TB62726AN TD62M8600F
|
Original |
tb62726antb62726af16-bittb62726a+3 | |
|
Contextual Info: TOSHIBA TB62726AN, TB62726AF TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC T B 6 2 7 2 6 A N, T B 6 2 7 2 6 A F 16-bit constant current LED driver with operating supply of 3.3V to 5V The TB62726A series are through hole and surface mount constant-current drivers |
Original |
tb62726antb62726af16-bittb62726a+1 | |
TA2136FG
Abstract: TA2136NG
|
Original |
ta2136fg/ngta2136fgta2136ngta2136fg/ta2136ng+1 | |
|
Contextual Info: r z 7 S C S -T H O M S O N Ä T# MK4505M MK4505S VERY FAST CMOS 1K x 5 CLOCKED FIFO • F IR S T -IN -F IR S T -O U T M E M O R Y B A SE D A R C H IT E C T U R E ■ 1 0 2 4 x 5 ORGANIZATION ■ RISING EDGE TRIGGERED CLOCK INPUTS ■ SUPPORTS FREE-RUNNING 40% TO 60% |
OCR Scan |
mk4505mmk4505s4505mpsdip20+3 | |
|
Contextual Info: rZ J SCS-THOMSON M624064 VERY FAST CMOS 64K x 4 SRAM • 64K x 4 CMOS FAST SRAM ■ EQUAL CYCLE AND ACCESS TIMES: 12, 15, 20ns ■ LOW Vcc DATA RETENTION: 2V ■ TRI-STATE COMMON I/O ■ JEDEC PLASTIC SOJ and DIP, 300 mil PACK AGES Figure 1. Logic Diagram |
OCR Scan |
m624064psdip24psoj24 | |
|
|
|||
K4-505Contextual Info: rZZ SCS-THOMSON MK4505M MK4505S Ä 7 # 6SI0 Slfi! ILge'rasiBBe® VERY FAST CMOS 1K x 5 CLOCKED FIFO FIR S T-IN -FIR S T-O U T MEMORY BASED ARC HITEC TU RE 1 0 2 4 x 5 ORGANIZATION RISING EDGE TRIGGERED CL< SUPPORTS FREE-RUNNING DUTY CYCLE CLOCK INPUTS SEPARATE READ AND WRITI |
OCR Scan |
mk4505mmk4505smk4505psdip20+4 | |
TB1238AN
Abstract: IC TB1238AN TA8269H TMPA8821PSNG TC90A85AF TMPA8823 TB1254AN TB1261ANG tb1238an toshiba TA7317P
|
Original |
tmpa8812cxdngtmpa8821cxngtmpa8823cxngtmpa8827cxng+15 | |
|
Contextual Info: rZJ SGS-THOMSON M624064 RfflD glS lllLI(M E!lD (gi VERY FAST CMOS 64K x 4 SRAM ADVANCE DATA • 64K x 4 CMOS FAST SRAM ■ EQUAL CYCLE and ACCESS TIMES: 12, 15, 20ns ■ LOW Vcc DATA RETENTION: 2V ■ TRI-STATE COMMON I/O « JEDEC PLASTIC SOJ and DIP, 300 mil PACK |
OCR Scan |
m624064psdip24soj24 | |
code for FUZZY MICROCONTROLLER
Abstract: Intelligent starter for three-phase induction motor Speed Control Of DC Motor Using Fuzzy Logic code PWM simulation matlab Speed Control Of DC generator Using Fuzzy Logic PWM matlab ac motor control with triac pid DC MOTOR SPEED CONTROL USING triac Triac T430 3 phase motor starter using triac
|
Original |
code for fuzzy microcontrollerintelligent starter for three-phase induction motorspeed control of dc motor using fuzzy logic codepwm simulation matlab+6 | |
MK48T87B24
Abstract: ST24C02CB1 MK48T18B15 M48Z32Y-100PC1 M2764AF1 MK48Z02B-20 MKI48Z12B15 ST24C01CB1 MK48Z02B-25 ST24C16CM1TR
|
OCR Scan |
m27c64a-15f1m27c64a-20f1m27c64a-25f1m27c64a-30f1+16 | |
|
Contextual Info: / = T SGS-THOMSON M621256 VERY FAST CMOS 256K x 1 SRAM WITH SEPARATE I/O • 256K x 1 CMOS FAST SRAM ■ EQUAL CYCLE AND ACCESS TIMES: 12, 15, 20ns ■ LOW Vcc DATA RETENTION: 2V - SEPARATE DATA INPUT AND DATA OUTPUT PINS ■ JEDEC PLASTIC SOJ and DIP, 300 mil PACK |
OCR Scan |
m621256a008cpsdip24psoj24 | |
|
Contextual Info: Æ T SGS-THOMSON Ä 7# M624017 RÄlD g^(Q i(L[i(gciF^(g)[ffflQ(gi VERY FAST CMOS 16K x 4 SRAM WITH OUTPUT ENABLE • 16K x 4 CMOS FAST SRAM WITH OUTPUT ENABLE ■ EQUAL CYCLE AND ACCESS TIME: 10, 12, 15, 20ns ■ TRI-STATE COMMON I/O ■ JEDEC PLASTIC SOJ and DIP, 300 mil PACK |
OCR Scan |
m624017va00941psdip24psoj24 | |