|
Contextual Info: Product specification Philips Semiconductors Programmable Logic Devices PAL devices 20L8, 20R8, 20R6, 20R4 PLUS20R8D/-7 SERIES FEATURES DESCRIPTION • Ultra high-speed The Philips Semiconductors PLUS20XX family consists of ultra high-speed 7.5ns and 10ns versions of Series 24 PAL devices.
|
OCR Scan
|
plus20r8d/-7plus20xx74mhzplus20r8-7+4plus20r8d24-pinplus20l8plus20r8
|
PDF
|
20L8
Abstract: PLUS20R8-7N PLUS20L8-7N PLUS20L8DN Q216
Contextual Info: Philips Semiconductors Programmable Logic Devices Product specification PAL devices 20L8, 20R8, 20R6, 20R4 PLUS20R8D/-7 SERIES FEATURES DESCRIPTION • Ultra high-speed The Philips Semiconductors PLUS20XX family consists of ultra high-speed 7.5ns and 10ns versions of Series 24 PAL devices.
|
Original
|
plus20r8d/-7plus20xx74mhzplus20r8-7+9plus20r8dplus20r8plus20r6plus20r420l8plus20r8-7nplus20l8-7nplus20l8dnq216
|
PDF
|
20L8D
Abstract: amaze 20L8
Contextual Info: Philips Components-Signetics D o c u m e n t N o . 8 5 3 -1 3 5 9 ECN No. 99 7 9 1 D a te o f Is s u e J u n e 14, 1 9 9 0 S ta tu s P rod uct S p ecification PLUS20R8D/-7 Series PAL -type devices 20L8, 20R8, 20R6, 20R4 P ro g ra m m a b le Log ic D e vic es
|
OCR Scan
|
plus20r8d/-7plus20l8plus20r8plus20r6+4plus20r420l8damaze20l8
|
PDF
|
signetics 723
Abstract: 20L8D M7MJ PLUS20R8
Contextual Info: PLUS20L8, PLUS20R8 Signetics PAL -Type Devices Signetics Programmable Logic Product Specification Military Application Specific Products • Series 24 FEATURES DESCRIPTION • Ultra high-speed The Signetics PLUS20XX family is an ultra high-speed version of existing Series
|
OCR Scan
|
24-pinplus20l8plus20r8plus20xx+88/20r8d1b/27zl30/30a30a3120l8/20l8dsignetics 72320l8dm7mj
|
PDF
|
PLSI 1016-60LJ
Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
Contextual Info: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density
|
Original
|
1016e1032e20ters48-pin+11304-pinplsi 1016-60ljpal 007 pioneerpal16r8 programming algorithmpal 008 pioneerlattice 1016-60ljisp engineering kit - model 100plsi-2064-80ljgal16v8 programmer schematicgal programming guideisplsi 2064-80lt
|
PDF
|
Device-List
Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
Contextual Info: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which
|
Original
|
all-11z86e73z86e83z89371+14adp-z89371/-plz8e000adp-z8e001z8e001device-listcf745 04 p24lc211lattice im4a3-32cf775 microchip29f008im4a3-64ks24c01ep320ipcall-11p2
|
PDF
|
PAL16L8 programming algorithm
Abstract: Intel N85C224 EP330 P85C220 n85c220 PAL20L8 programming specifications 16v8 programming IC PALCE16 palc20r 20V8
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-1008sc224-10085c220+1185c224pal16l8 programming algorithmintel n85c224ep330p85c220n85c220pal20l8 programming specifications16v8 programmingic palce16palc20r20v8
|
PDF
|
PAL16L8 programming algorithm
Abstract: N85C220 85C220 pal16r8 programming algorithm 85C224-66 D85C220-66 intel PLD d85c220 gal 16v8 programming algorithm
Contextual Info: in te i 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TS0 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10085c220+985c224pal16l8 programming algorithmn85c220pal16r8 programming algorithm85c224-66d85c220-66intel pldd85c220gal 16v8 programming algorithm
|
PDF
|
din60
Abstract: PHD48N22
Contextual Info: Philips Components-Signetics SNAP 16 Synthesis Netlist Analysis Program Programmable Logic Development Software FEATURES GENERAL DESCRIPTION • Schematic entry available using Data I/O SNAP-DASH OrCAD SDT IIT“ SNAP PLD development software. Simple-to-use tools for demanding
|
OCR Scan
|
din601nin601ncju601plhs601+2din60phd48n22
|
PDF
|
bipolar PROM
Abstract: plhs18p8 S4LS04 82HS641 PLHS18 54175 82s137a 82S191 68172 54F04
Contextual Info: Signetics I Alphanumeric I Index Military Products H LM119 LM124 LM139 Vol. 1 17 Dual Voltage Comparator Vol.2 22 26 26 Low Power Quad Op Amp LM139A Qual Voltage Comparator Qual Voltage Comparator PLC18V8Z Zero Standby Power Universal PAL -Type Device PLC415
|
OCR Scan
|
lm119lm124lm139lm139a+16plc18v8zplc415plhs18p8aplhs473plhs501pls105bipolar promplhs18p8s4ls0482hs641plhs185417582s137a82s1916817254f04
|
PDF
|
|
Contextual Info: 85C220/85C224-7 AND -10 FAST TpD, HALF-POWER 8-MACROCELL PLDs These Combinatorial Optimized Timing PLDs Offer Superior Design Features: • High-Performance Low-Power Upgrade for -7 and -10 Bipolar/CMOS* PLD’s in High-Performance Systems ■ tpo 7.5 ns, 74 MHz Frequency with
|
OCR Scan
|
85c220/85c224-7 |
PDF
|
PAL16L8 programming specifications
Abstract: P85C220-10 PAL20L8 programming specifications PAL20L8 Altera EP220 N85C220 PAL16L8 GAL20V8B Intel N85C224 ADS-220
Contextual Info: May 1995, ver. 1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description Altera Corporation A-ds-220/224-01 EP220 & EP224 Classic EPLDs High-performance, low-power Erasable Programmable Logic Devices EPLDs with 8 macrocells
|
Original
|
-ds-220/224-01ep220ep22416v8/20v8+10pal16l8 programming specificationsp85c220-10pal20l8 programming specificationspal20l8altera ep220n85c220pal16l8gal20v8bintel n85c224ads-220
|
PDF
|
TDA3541
Abstract: tda3540 A3541
Contextual Info: LINEAR LSI PRODUCTS VIDEO I.F./AFT TDA3540/41 The TD A 3 5 4 0 and TD A3541 are i.f. amplifier and demodulator circuits for colour and black and white television receivers, using n-p-n tuners for the TD A 3 5 4 0 and p-n-p tuners for the T D A 35 41. They incorporate the following functions:
|
OCR Scan
|
tda3540/41a35417z867387z86739+87z8419700bls24plus20r8d/--t-46-t9-t3plus20r6plus20r4tda3541tda3540
|
PDF
|
GAL16Y8A
Abstract: PAL16L8 programming algorithm gal 16v8 programming algorithm 85C224 PAL12L10N ep330 intel 2107 GAL-2 85c224-66 85C220
Contextual Info: INTEL CORP MEMORY/PL] / 5bE D • M Ö E b l 7 b D 0 7 7 S b D 7^5 « I T L S in y -0 °\ 85C220/85C224-100, -80 AND -66 REGISTER OPTIMIZED TIMING FAST 1-MICRON CHMOS 8-MACROCELL juPLDs T hese register optimized timing /xPLDs of fer superior design features:
|
OCR Scan
|
85c220/85c224-100i486tm1386tmi860tm+12progr-1685c22085c22465-c/w--pdipgal16y8apal16l8 programming algorithmgal 16v8 programming algorithmpal12l10nep330intel 2107gal-285c224-66
|
PDF
|
|
|
pal20l8bmjs
Abstract: PAL20L8B PAL20R4B PAL20R6B PAL20R8B E1187 5962-8767102LX tcj 103 mmi pal20l8bmjs PAL20L8 programming specifications
Contextual Info: REVISIONS LTR DATE YR-MO-OA DESCRIPTION Add vendor CAGE numbers 01295, 18324 and 34335 to the drawing. Added device types 05 and 06 for vendor CAGE number 18324, and device types 07 thru 10 for vendor CAGE number 34335. Changes to absolute maximum ratings and table I.
|
OCR Scan
|
pal20l8bmjspal20l8bpal20r4bpal20r6b+6pal20r8be11875962-8767102lxtcj 103mmi pal20l8bmjspal20l8 programming specifications
|
PDF
|
PAL16L8 programming algorithm
Abstract: 85c220 P85C220-10 n85c224-7 74s* programming AMD palce16v8 programming intel PLD 290134 intel Series Gate Array palce16v8 programming algorithm
Contextual Info: 85C220/85C224-7 AND -10 FAST T pd, HALF-POWER 8-MACROCELL PLDs These Combinatorial Optimized Timing PLDs Offer Superior Design Features: • High-Performance Low-Power Upgrade for -7 and -10 Bipolar/CMOS* PLD’s in High-Performance Systems ■ tpo 7.5 ns, 74 MHz Frequency with
|
OCR Scan
|
85c220/85c224-720-pin/28-pin20pin/24-pinatorial85c220-7/85c224-7+1185c220-10/85c224-10pal16l8 programming algorithm85c220p85c220-10n85c224-774s* programmingamd palce16v8 programmingintel pld290134intel series gate arraypalce16v8 programming algorithm
|
PDF
|
PAL16L8 programming algorithm
Abstract: 85C220 P85C220-7
Contextual Info: IP tS O G Ä M f in te i 85C220/85C224-7 AND -10 COMBINATORIAL OPTIMIZED TIMING FAST 1-MICRON CHMOS 8-MACROCELL jaPLDs These Combinatorial Optimized Timing jaPLDs Offer Superior Design Features: 8 P-Terms, Selectable SOP Invert, OE P-Term for Each Macrocell
|
OCR Scan
|
85c220/85c224-7lntel386tm486tm20pin+524-pin8sc220/85c224-7pal16l8 programming algorithm85c220p85c220-7
|
PDF
|
ATMEL GAL16V8
Abstract: PAL20P8 GAL16V8 plhs18p8 TI GAL22V10 PLHS16L8 GAL22V10 National AmPAL16R4 GAL16V8 atmel ampal18p8
Contextual Info: GAL Product Line Cross Reference MANUFACTURER ALTERA AMD PART # EP310 EP320 EP330 GAL16V8Z1 GAL16V81 or. GAL18V10 5C031 5C032 85C220 GAL16V81 or. GAL16V8Z or. GAL18V10 85C224 GAL20V81 or. GAL22V10 85C22V10 GAL22V10 PAL10H8 PAL10L8 PAL12H6 PAL12L6
|
Original
|
ep310ep320ep330gal16v8z1+15gal16v81gal18v105c0315c03285c220atmel gal16v8pal20p8gal16v8plhs18p8ti gal22v10plhs16l8gal22v10 nationalampal16r4gal16v8 atmelampal18p8
|
PDF
|
EP320
Abstract: PLS153 gal16v8 EP330 peel18cv8 GAL22V10 National PAL20P8 altera ep320 85C220 EP310
Contextual Info: GAL Product Line Cross Reference MANUFACTURER ALTERA AMD PART # EP310 EP320 EP330 GAL16V8Z1 GAL16V81 or. GAL18V10 5C031 5C032 85C220 GAL16V81 or. GAL16V8Z or. GAL18V10 85C224 GAL20V81 or. GAL22V10 85C22V10 GAL22V10 PAL10H8 PAL10L8 PAL12H6 PAL12L6
|
Original
|
ep310ep320ep330gal16v8z1+11gal16v81gal18v105c0315c03285c220pls153gal16v8peel18cv8gal22v10 nationalpal20p8altera ep320
|
PDF
|
EP600PC
Abstract: gal22v8 GAL22CV10 EP600PC-3 DPLD610-25 EP600DC-3 PPLD610-25 ep600pc-45 EP910PC-40 EP900PC
Contextual Info: PinPin-Compatible PEEL Array Cross Reference Package, speed and power options Altera EP312 EP600PC EP600PC-45 EP600PC-3 EP600DC* EP600DC-3* EP610PC-35 EP610PC-30 EP610PC-25T EP610PC-25 EP610PC-20T EP610PC-20 EP610PC-15T EP610PC-15 EP610PI-30 EP610DC-35*
|
Original
|
ep312ep600pcep600pc-45ep600pc-3+12ep600dcep600dc-3ep610pc-35ep610pc-30ep610pc-25tep610pc-25gal22v8gal22cv10dpld610-25ppld610-25ep910pc-40ep900pc
|
PDF
|
1NP2
Abstract: iUP-200 PALC20L8 PAL16L8 programming algorithm N85C224-80 290134 29013 P85C220-80 PAL20L8 programming specifications N85C224
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10085c220+1185c2241np2iup-200palc20l8pal16l8 programming algorithmn85c224-8029013429013p85c220-80pal20l8 programming specificationsn85c224
|
PDF
|
Device-List
Abstract: CF775 MICROCHIP 24LC211 ae29F2008 im4a3-32 CNV-PLCC-MPU51 ep320ipc cf745 04 p ALL-11P3 29lv640
Contextual Info: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which
|
Original
|
all-11z8e000adp-z8e001z8e001+14z90231adp-z90259-sdz90241adp-z90241-sddevice-listcf775 microchip24lc211ae29f2008im4a3-32cnv-plcc-mpu51ep320ipccf745 04 pall-11p329lv640
|
PDF
|
DATE CODE PAL20L8
Abstract: PAL20L8 N85C224-66 palce16v8 programming guide PAL20L8 programming specifications
Contextual Info: Features Ge fie ra I . Description Altera Corporation A -ds-220/224-01 High-performance, low-power Erasable Programmable Logic Devices EPLDs w ith 8 macrocells - Combinatorial speeds as low as 7.5 ns - Counter frequencies of up to 100 MHz - Pipelined data rates of up to 115 MHz
|
OCR Scan
|
16v8/2qv8ep220ep224date code pal20l8+4pal20l8n85c224-66palce16v8 programming guidepal20l8 programming specifications
|
PDF
|
PAL20L8
Abstract: Altera EP220 EP220LC-12 PAL20L8 programming specifications PAL16L8 programming specifications N85C220 Altera 1995 DATE CODE PAL20L8 EP224LC-7 P85C224-80
Contextual Info: Æ onf^ EP220 & EP224 Classic EPLDs Data Sheet May 1995, ver. 1 Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description High-performance, low-power Erasable Programmable Logic Devices EPLDs w ith 8 macrocells Combinatorial speeds as low as 7.5 ns
|
OCR Scan
|
ep220ep22416v8/20v8d5t5372+10pal20l8altera ep220ep220lc-12pal20l8 programming specificationspal16l8 programming specificationsn85c220altera 1995date code pal20l8ep224lc-7p85c224-80
|
PDF
|