ATC18
Abstract: IO33 PC18B01 PC18B02 PT18T03 half subtractor
Contextual Info: Features • Comprehensive Library of Standard Logic and I/O Cells • ATC18 Core and I/O Cells Designed to Operate with VDD = 1.8V ± 0.15V as Main Target Operating Conditions • IO25 and IO33 Pad Libraries Provide Interfaces to 2.5V and 3V Environments
|
Original
|
ATC18
ATC18
1389AS
11/00/0M
IO33
PC18B01
PC18B02
PT18T03
half subtractor
|
PDF
|
AD1032
Abstract: ad029 su g75 BG016 ASF08 AD030 ARM926EJ-S ARM946E-S C740 ARM926EJ-STM
Contextual Info: LIBRARY CELL INDEX August 2003 ARM Cores and Peripherals Code Description ARM7TDMI® ARM7 Thumb® 32-bit RISC microcontroller core C740 8 KB cache memory ARM926EJ-S™ ARM9™ Thumb 32-bit RISC microcontroller core with flexible cache, tightly coupled memory interfaces and memory management unit
|
Original
|
32-bit
ARM926EJ-STM
ARM946E-STM
ARM926EJ-STM,
ARM946E-STM
0816E
AD1032
ad029
su g75
BG016
ASF08
AD030
ARM926EJ-S
ARM946E-S
C740
ARM926EJ-STM
|
PDF
|
"asynchronous Dual-Port RAM"
Abstract: ATMEl 326 ATC20 IO33 PC18B01 PC18B02 32K 4K x 8 Synchronous Dynamic RAM atmel 314
Contextual Info: Features • Comprehensive Library of Standard Logic and I/O Cells • ATC20 Core and I/O Cells Designed to Operate with VDD = 1.8V ± 0.15V as Main Target Operating Conditions • IO25 and IO33 Pad Libraries Provide Interfaces to 2.5V and 3V Environments
|
Original
|
ATC20
ATC20
1361AS
04/00/0M
"asynchronous Dual-Port RAM"
ATMEl 326
IO33
PC18B01
PC18B02
32K 4K x 8 Synchronous Dynamic RAM
atmel 314
|
PDF
|
atmel 268
Abstract: ATC20 IO33 PC18B01 PC18B02 OSC33
Contextual Info: Features • Comprehensive Library of Standard Logic and I/O Cells • ATC20 Core and I/O Cells Designed to Operate with VDD = 1.8V ± 0.15V as Main Target Operating Conditions • IO25 and IO33 Pad Libraries Provide Interfaces to 2.5V and 3V Environments
|
Original
|
ATC20
1361BS
atmel 268
IO33
PC18B01
PC18B02
OSC33
|
PDF
|
OF 8 pin DIP IC 741
Abstract: 1458 amplifier IC 1458 ma 1458 replacement of mc1458 UC251 IPC1458 MPC251 MC1458 PC251D
Contextual Info: juPC251 / 1468 General Purpose Dual Operational Amplifiers GENERAL DESCRIPTION FEATURES The ¿¿PC25T and 1458 are dual general purpose operational amplifiers having internal frequency com pensating circuits. It is intended for a wide range of analog applications. High common mode voltage range
|
OCR Scan
|
uPC251
uPC1468
PC25T
/iPC251
iPC1458
PC151/741
MC1458
MPC251/1468
OF 8 pin DIP IC 741
1458 amplifier
IC 1458
ma 1458
replacement of mc1458
UC251
MPC251
PC251D
|
PDF
|
half-adder by using D flip-flop
Abstract: ATMEl 326 ATC25 IO33
Contextual Info: Features • Comprehensive Library of Standard Logic Cells • ATC25 I/O Cells Designed to Operate with VDD = 2.5V ± 0.25V as Main Target Operating Conditions • IO33 Pad Library Provides Interface to 3V Environment • Memory Cells Compiled to the Precise Requirements of the Design
|
Original
|
ATC25
ATC25
1306CS
02/00/0M
half-adder by using D flip-flop
ATMEl 326
IO33
|
PDF
|
AD1032
Abstract: BG016 Nand gate Crystal Oscillator 1.8v cmos inverter AD029 SM020 PV18x DA040 OSC37 AD019
Contextual Info: LIBRARY CELL INDEX January 2001 ARM Cores and Peripherals Code Description ARM7TDMI® ARM7 Thumb® 32-bit RISC microcontroller core C740 8 KB cache memory ARM920T ARM920T core ARM946ES ARM9 Thumb 32-bit RISC microcontroller core with flexible cache and protection unit
|
Original
|
32-bit
ARM920T
ARM920T
ARM946ES
0816D
AD1032
BG016
Nand gate Crystal Oscillator
1.8v cmos inverter
AD029
SM020
PV18x
DA040
OSC37
AD019
|
PDF
|
ATC25
Abstract: IO33 Atmel 122 32K 4K x 8 Synchronous Dynamic RAM
Contextual Info: Features • Comprehensive library of standard logic cells • MH2 I/O cells designed to operate with VDD 2.5V +/- 0.2V as Main Target Operating • • • • • • • • • Conditions IO33 Pad library provides interface to 3.3V environment Memory cells compiled to the precise requirements of the design
|
Original
|
100ps
ATC25
IO33
Atmel 122
32K 4K x 8 Synchronous Dynamic RAM
|
PDF
|
1K x 4 static ram ttl
Abstract: ATC25 IO33 PV25B
Contextual Info: Features • Comprehensive Library of Standard Logic Cells • ATC25 I/O Cells Designed to Operate with VDD = 2.5V ± 0.25V as Main Target Operating Conditions • IO33 Pad Library Provides Interface to 3V Environment • Oscillators Provide Stable Clock Sources
|
Original
|
ATC25
1306DS
1K x 4 static ram ttl
IO33
PV25B
|
PDF
|
CP017
Abstract: PV18x DA021 tetrapol OP026 AT76 schmitt trigger non inverting LD003
Contextual Info: Library Cell Index March 2000 Code Description OakDSPCore 16-bit fixed point DSP core ARM7TDMI™ ARM7 Thumb 32-bit RISC microcontroller core AVR® 8-bit RISC microcontroller core AT8032 8-bit microcontroller core Lode 16-bit fixed point DSP core Code
|
Original
|
AT8032
16-bit
32-bit
0816C
03/00/15M
CP017
PV18x
DA021
tetrapol
OP026
AT76
schmitt trigger non inverting
LD003
|
PDF
|
half-adder by using D flip-flop
Abstract: cmos dual s-r latch "Dual-Port RAM" 8.2K Resistor 5v library 8635 p ac-dc inverter circuit ATC25 IO33
Contextual Info: Features • Comprehensive Library of Standard Logic Cells • ATC25 I/O Cells Designed to Operate with VDD = 2.5V ± 0.25V as Main Target Operating Conditions • IO33 and IO50 Pad Libraries Provide Interfaces to 3V and 5V Environments • Memory Cells Compiled to the Precise Requirements of the Design
|
Original
|
ATC25
ATC25
1306BS
08/99/0M
half-adder by using D flip-flop
cmos dual s-r latch
"Dual-Port RAM"
8.2K Resistor
5v library
8635 p
ac-dc inverter circuit
IO33
|
PDF
|
IO33
Abstract: 32K 4K x 8 Synchronous Dynamic RAM Atmel 122
Contextual Info: Features • Comprehensive library of standard logic cells • MH2RT I/O cells designed to operate with VDD 2.5V + 0.2V as Main Target Operating • • • • • • • • • • • • • Conditions IO33 Pad Library provides Interface to 3.3V environment
|
Original
|
|
PDF
|
"asynchronous Dual-Port RAM"
Abstract: RAM SEU IO33 32K 4K x 8 Synchronous Dynamic RAM
Contextual Info: Features • Comprehensive Library of Standard Logic Cells • MH2RT I/O Cells Designed to Operate With VDD 2.5V + 0.2V as Main Target Operating • • • • • • • • • • • • • • • Conditions IO33 Pad Library Provides Interface to 3.3V Environment
|
Original
|
25-Mbit
4142B
"asynchronous Dual-Port RAM"
RAM SEU
IO33
32K 4K x 8 Synchronous Dynamic RAM
|
PDF
|
Atmel 440
Abstract: IO33 atmel 038 0.25-um CMOS standard cell library inverter verilog code for DFT
Contextual Info: Features • Comprehensive Library of Standard Logic Cells • MH2 I/O Cells Designed to Operate With VDD 2.5V ± 0.2V as Main Target Operating • • • • • • • • • • • Conditions IO33 Pad Library Provides Interface to 3.3V Environment Memory Cells Compiled to the Precise Requirements of the Design
|
Original
|
25-Mbit
4145B
Atmel 440
IO33
atmel 038
0.25-um CMOS standard cell library inverter
verilog code for DFT
|
PDF
|
