XAPP029
Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.
|
Original
|
q4-01xapp004xapp005xc3000+16desi49xc18v00xc9500xlxc9500xvxapp501xc9500xapp029adc controller vhdl codeverilog rtl code of crossbar switch12-bit adc interface vhdl code for fpgavhdl code for pn sequence generatorinsight spartan-ii demo boardxapp172xilinx xc3000 seu testingverilog hdl code for triple modular redundancyparallel to serial conversion vhdl ieee paper
|
PDF
|
matched filter in vhdl
Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000
|
Original
|
q4-01xc3000xc4000exc4000+11xc4000/xc5200matched filter in vhdlxapp012insight spartan-ii demo boardvhdl code for crossbar switchxapp029verilog code for cdma transmitterfpga virtex 6 pin configurationxapp005verilog code for 16 kb ramverilog code for crossbar switch
|
PDF
|
parallel to serial conversion vhdl IEEE paper
Abstract: vhdl code for lvds driver verilog code for lvds driver Altera ALTLVDS mapping Deserialization receiver altLVDS receiver LVDS_rx EP20K200E EP20K300E EP20K400E
Contextual Info: White Paper Using LVDS in the Quartus Software Introduction Low-voltage differential signaling LVDS in APEX 20KE devices is Altera’s solution for the continuously increasing demand for high-speed data-transfer at low power consumption rates. APEX 20KE devices are designed
|
Original
|
ep20ke200eep20ke300eep20k400eparallel to serial conversion vhdl ieee paper+8vhdl code for lvds driververilog code for lvds driveraltera altlvds mappingdeserializationreceiver altlvdsreceiver lvds_rxep20k200eep20k300e
|
PDF
|
verilog code for lvds driver
Abstract: parallel to serial conversion vhdl from lvds vhdl code for lvds driver vhdl code for clock and data recovery vhdl code for deserializer 10B12B parallel to serial conversion vhdl IEEE format verilog DPLL 8B10B CDRPLL
Contextual Info: sysHSI Block Usage Guidelines April 2006 Technical Note TN1020 Introduction As demand for bandwidth increases in this information-based society, communications systems with advanced technologies are emerging to meet such demand. Embedding clocks into serial data streams is a popular technique in high-speed data communications systems applications. The embedded clock is recovered at the receiver
|
Original
|
tn102010b12b8b10b1-800-lattice+8verilog code for lvds driverparallel to serial conversion vhdl from lvdsvhdl code for lvds drivervhdl code for clock and data recoveryvhdl code for deserializerparallel to serial conversion vhdl ieee formatverilog dpllcdrpll
|
PDF
|
SSTL-18
Contextual Info: Dynamic Calibrated On-Chip Termination ALTOCT Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: Document Date: 2.0 November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
sstl-18 |
PDF
|
vhdl code for loop filter of digital PLL
Abstract: vhdl code for lvds driver vhdl code for clock and data recovery 8B10B 8B10B in serial communication CDRPLL TN1000 vhdl code for phase shift vhdl code for lvds receiver
Contextual Info: sysHSI Block Usage Guidelines October 2003 Technical Note TN1020 Introduction As demand for bandwidth increases in this information-based society, communications systems with advanced technologies are emerging to meet such demand. Embedding clocks into serial data streams is a popular technique in high-speed data communications systems applications. The embedded clock is recovered at the receiver
|
Original
|
tn102010b12b8b10b1-800-lattice+8vhdl code for loop filter of digital pllvhdl code for lvds drivervhdl code for clock and data recovery8b10b in serial communicationcdrplltn1000vhdl code for phase shiftvhdl code for lvds receiver
|
PDF
|
RP168
Abstract: SMPTE425M SMPTE-425M SD-525 alt4gxb 3G-SDI serializer hd-SDI deserializer sdc 339 4gxb SMPTE425M-AB
Contextual Info: SDI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
rp168smpte425msmpte-425msd-525+6alt4gxb3g-sdi serializerhd-sdi deserializersdc 3394gxbsmpte425m-ab
|
PDF
|
EP3C25Q240
Abstract: CYCLONE III EP3C25F324 FPGA EP3SL110F1152 alt_iobuf Synplicity Synplify Pro 8.8.0.4 10575 CYCLONE 3 ep3c25f324* FPGA EP3C25E144 inkjet module EP3SE80F1152
Contextual Info: Quartus II Software Release Notes May 2007 Quartus II software version 7.1 This document provides late-breaking information about the following areas of this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your
|
Original
|
rn-01025-1ep3c25q240cyclone iii ep3c25f324 fpgaep3sl110f1152+7alt_iobufsynplicity synplify pro 8.8.0.410575cyclone 3 ep3c25f324* fpgaep3c25e144inkjet moduleep3se80f1152
|
PDF
|
gsm simulink
Abstract: JESD204 VITA-57 SFP CPRI EVALUATION BOARD VHDL code for high speed ADCs using SPI with FPGA dvb-s encoder design with fpga TC7000-LTE VITA-57 fmc fft algorithm verilog in ofdm Reed-Solomon encoder verilog for wimax
Contextual Info: f u l l y t e s t e d a n d i n t e r o p e r a b l e Lattice Wireless Solutions Ready-to-Use Wireless Portfolio Lattice provides customers with low cost and low power programmable solutions that are ready-to-use right out of the box. For wireless applications, a full suite of tested solutions are available
|
Original
|
jesd204latticemico321-800-latticei0197+9gsm simulinkvita-57sfp cpri evaluation boardvhdl code for high speed adcs using spi with fpgadvb-s encoder design with fpgatc7000-ltevita-57 fmcfft algorithm verilog in ofdmreed-solomon encoder verilog for wimax
|
PDF
|
vhdl code for lvds driver
Abstract: LVDS 51 connector EP20K1000E EP20K400E EP20K600E verilog code for lvds driver vhdl code for lvds receiver
Contextual Info: Using LVDS August 2009, ver. 1.5 Introduction in APEX 20KE Devices Application Note 120 Because complex designs continually demand more bandwidth, designers need a high-performance solution that offers fast data transfer and low power consumption. To address this need, Altera has
|
Original
|
vhdl code for lvds driverlvds 51 connectorep20k1000eep20k400e+3ep20k600everilog code for lvds drivervhdl code for lvds receiver
|
PDF
|
system design using pll vhdl code
Abstract: CONVERT E1 USES vhdl verilog code of 4 bit magnitude comparator vhdl code for All Digital PLL vhdl code for complex multiplication and addition vhdl code for phase shift EP20K100 EP20K100E dcfifo EP20K200
Contextual Info: Using the ClockLock & ClockBoost PLL Features in APEX Devices April 2001, ver. 2.1 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
system design using pll vhdl codeconvert e1 uses vhdlverilog code of 4 bit magnitude comparatorvhdl code for all digital pll+6vhdl code for complex multiplication and additionvhdl code for phase shiftep20k100ep20k100edcfifoep20k200
|
PDF
|
EP20K200E
Abstract: EP20K30E EP20K400 EP20K60E EP20K100 EP20K100E EP20K160E EP20K200 parallel to serial conversion vhdl from lvds AN115
Contextual Info: Using the ClockLock & ClockBoost PLL Features in APEX Devices November 2003, ver. 2.6 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
ep20k200eep20k30eep20k400ep20k60e+6ep20k100ep20k100eep20k160eep20k200parallel to serial conversion vhdl from lvdsan115
|
PDF
|
XAPP873
Abstract: OSERDES VHDL description for an 8-bit even/odd parity MB86065 IOL13 RAM64X1D RAMB36 Virtex-5 write operation using ram in fpga ML550
Contextual Info: Application Note: Virtex-5 FPGAs R XAPP873 v1.0 May 6, 2008 Virtex-5 FPGA Interface for Fujitsu Digital-to-Analog Converters with LVDS Inputs Author: Marc Defossez Summary This application note describes how to interface a Fujitsu MB86064 digital-to-analog
|
Original
|
xapp873mb86064mb86065oserdes+7vhdl description for an 8-bit even/odd parityiol13ram64x1dramb36virtex-5write operation using ram in fpgaml550
|
PDF
|
EP20K200
Abstract: EP20K200E EP20K300E EP20K400 EP20K400E EP20K100 EP20K100E EP20K160E parallel to serial conversion vhdl IEEE paper
Contextual Info: Using the ClockLock & ClockBoost PLL Features in APEX Devices October 2001, ver. 2.2 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
ep20k200ep20k200eep20k300eep20k400+5ep20k400eep20k100ep20k100eep20k160eparallel to serial conversion vhdl ieee paper
|
PDF
|
|
|
EP20K100
Abstract: EP20K100E EP20K160E EP20K200 EP20K200E EP20K300E EP20K400 EP20K400E
Contextual Info: Using the ClockLock & ClockBoost PLL Features in APEX Devices July 2002, ver. 2.4 Application Note 115 Introduction APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
ep20k100ep20k100eep20k160eep20k200+4ep20k200eep20k300eep20k400ep20k400e
|
PDF
|
verilog code for lvds driver
Abstract: vhdl code for lvds driver LVDS 51 connector LVDS connector 30 pins EP20K1000E EP20K400E EP20K600E altlvds_tx vhdl code for lvds receiver
Contextual Info: Using LVDS September 2003, ver. 1.4 Introduction in APEX 20KE Devices Application Note 120 Because complex designs continually demand more bandwidth, designers need a high-performance solution that offers fast data transfer and low power consumption. To address this need, Altera has
|
Original
|
verilog code for lvds drivervhdl code for lvds driverlvds 51 connectorlvds connector 30 pins+5ep20k1000eep20k400eep20k600ealtlvds_txvhdl code for lvds receiver
|
PDF
|
EP20K1000E
Abstract: EP20K400E EP20K600E 10226-1A10VE ldvs connector altlvds_tx vhdl code for lvds driver vhdl code for lvds receiver
Contextual Info: Using LVDS in APEX 20KE Devices July 2001, ver. 1.1 Application Note 120 Introduction Because complex designs continually demand more bandwidth, designers need a high-performance solution that offers fast data transfer and low power consumption. To address this need, Altera has
|
Original
|
ep20k1000eep20k400eep20k600e10226-1a10ve+4ldvs connectoraltlvds_txvhdl code for lvds drivervhdl code for lvds receiver
|
PDF
|
verilog code of 8 bit comparator
Abstract: vhdl code for complex multiplication and addition led clock circuit diagram parallel to serial conversion vhdl CONVERT E1 USES vhdl vhdl code for demultiplexer 16 to 1 using 4 to 1 frequency multiplier in Mhz parallel to serial conversion vhdl from lvds pulse width measure counter delay clock schematic diagram motor control
Contextual Info: May 1999, ver. 1.0 Introduction Using the ClockLock & ClockBoost Features in APEX Devices Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes clock delay and clock skew
|
Original
|
verilog code of 8 bit comparatorvhdl code for complex multiplication and additionled clock circuit diagramparallel to serial conversion vhdl+6convert e1 uses vhdlvhdl code for demultiplexer 16 to 1 using 4 to 1frequency multiplier in mhzparallel to serial conversion vhdl from lvdspulse width measure counter delay clockschematic diagram motor control
|
PDF
|
on digital code lock using vhdl mini pr
Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
Contextual Info: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.
|
Original
|
xc2064xc3090xc4005xc5210+11xc-ds501on digital code lock using vhdl mini prxc2v3000-bg728ternary content addressable memory vhdlxc2v6000-ff1152transistor 841toshiba smd marking code transistorland pattern bga 0,50xc2v3000-fg676bt 342 projectsmd marking code mfw
|
PDF
|
sdc 339
Abstract: hd-SDI deserializer LVDS RP168 hd-SDI deserializer HD-SDI 3G-SDI serializer SDI SERIALIZER SMPTE425M SD-525 SMPTE372M
Contextual Info: SDI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
sdc 339hd-sdi deserializer lvdsrp168hd-sdi deserializer+6hd-sdi3g-sdi serializersdi serializersmpte425msd-525smpte372m
|
PDF
|
verilog code for 2-d discrete wavelet transform
Abstract: XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink simulink model for kalman filter using vhdl umts simulink fpga based wireless jamming networks dvb-rcs chip XAPP569
Contextual Info: XtremeDSP Solutions Selection Guide March 2008 INTRODUCTION Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35
|
Original
|
verilog code for 2-d discrete wavelet transformxapp921csimulink universal motor in matlabturbo encoder model simulink+6matched filter simulinksimulink model for kalman filter using vhdlumts simulinkfpga based wireless jamming networksdvb-rcs chipxapp569
|
PDF
|
VHDL code for ADC and DAC SPI with FPGA spartan 3
Abstract: VHDL code for ADC and DAC SPI with FPGA 12-bit ADC interface vhdl code for FPGA direct sequence spread spectrum virtex JESD204 XAPP876 Xilinx ml507 prbs jesd VHDL code for high speed ADCs using SPI with FPGA virtex 4 date code for ADC
Contextual Info: Application Note: Virtex-5 Family Virtex-5 FPGA Interface to a JESD204A Compliant ADC XAPP876 v1.0.1 February 22, 2010 Author: Marc Defossez Summary This application note describes how to interface the Virtex -5 LXT, SXT, TXT, and FXT devices featuring GTP/GTX transceivers to an analog-to-digital (ADC) converter compliant to JEDEC
|
Original
|
jesd204axapp876jesd204vhdl code for adc and dac spi with fpga spartan 3+7vhdl code for adc and dac spi with fpga12-bit adc interface vhdl code for fpgadirect sequence spread spectrum virtexxilinx ml507 prbsjesdvhdl code for high speed adcs using spi with fpgavirtex 4 date code for adc
|
PDF
|
EP1M120
Contextual Info: Using Flexible-LVDS Circuitry in Mercury Devices November 2002, ver. 1.1 Introduction Application Note 186 With the ever increasing demand for high bandwidth and low power consumption in the telecommunications market, designers are relying on differential standards such as LVDS to accelerate their I/O performance.
|
Original
|
ep1m120 |
PDF
|
VHDL code for ADC and DAC SPI with FPGA
Abstract: VHDL code for ADC and DAC SPI with FPGA spartan 3 XAPP876 vhdl code for parallel to serial converter 12-bit ADC interface vhdl code for FPGA picoblaze UG347 DS202 JESD204 JESD204A
Contextual Info: Application Note: Virtex-5 Family Virtex-5 FPGA Interface to a JESD204A Compliant ADC XAPP876 v1.0 September 18, 2009 Author: Marc Defossez Summary This application note describes how to interface the Virtex -5 LXT, SXT, TXT, and FXT devices featuring GTP/GTX transceivers to an analog-to-digital (ADC) converter compliant to JEDEC
|
Original
|
jesd204axapp876jesd204vhdl code for adc and dac spi with fpga+6vhdl code for adc and dac spi with fpga spartan 3vhdl code for parallel to serial converter12-bit adc interface vhdl code for fpgapicoblazeug347ds202
|
PDF
|
