PACE1750 Search Results
PACE1750 Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| PACE1750A | Pyramid Semiconductor | SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR | Original | 230.73KB | 24 | ||
| PACE1750AE | Pyramid Semiconductor | SINGLE CHIP, 20MHz to 40MHz, ENHANCED CMOS 16-BIT PROCESSOR | Original | 231.81KB | 25 |
PACE1750 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: PACE1754/SOS PROCESSOR INTERFACE CIRCUIT PIC CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL FEATURES The PACE1754 (PIC) is a support chip for the PACE1750A/AE Processors. It eliminates the SSI/MSI Logic and external system functions required in typical 1750A implementations. |
Original |
pace1754/sospace1754pace1750a/ae68-lead+4 | |
diode sk 4f1/ 02
Abstract: diode sk 4f1 pace1750 pace1750a F9450 diode sk 4f1/ 10 PACE1750AE P1750A MJ015 mil-std-1750a
|
OCR Scan |
pace1750ae40mhz16-bitmil-std-1750a+12 | |
IN4118
Abstract: 1750AE pace1750 PACE1750A PACE1750AE MILSTD-1750A ANP-16 MN1631
|
Original |
pace1750aemilstd-1750amil-std-1750apace1750a+5 | |
1f58
Abstract: programmable pipeline microcode memory
|
OCR Scan |
pace1754/sospace1754pace1750a/aepace1753+3 | |
P1750A performance
Abstract: 5962-8766501TX P1750A20PGM P1750A-20PGMB
|
OCR Scan |
pace1750a40mhz16-bitmil-std-1750a+8 | |
|
Contextual Info: PACE1754 SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT PIC 4 -FEATU RES • The PACE1754 (PfC) Is a support chip for the PACE1750A Processor. It eliminates the SSI/ MSI Logic and external system functions required In typical 1750A Implementations. |
OCR Scan |
pace175440mhzpace1750apace1763+5 | |
|
Contextual Info: PACE1754/SOS PROCESSOR INTERFACE CIRCUIT PIC CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL FEATURES • The PACE1754 (PIC) Is a support chip for the PACE1750A/AE Processor. It eliminates the SSI/ MSI Logic and external system functions required In typical 1750A implementations. |
OCR Scan |
pace1754/sospace1754pace1750a/aepace1753+3 | |
P1750A
Abstract: P1750A-15CMB 5962-8766503YX pace1750a P1750A-15GMB MIL-STD-1750 P1750A-20PGMB 5962-8766501TX P1750A-30QGMB IB14
|
Original |
pace1750a15mhz40mhz16-bit+11 | |
as3 SMD Transistor
Abstract: IB435 AK010 mil-std-1750 PACE1750A PACE1750AE P1750A mil-std-1750a smd ak3
|
Original |
pace1750ae20mhz40mhz16-bit+11 | |
|
Contextual Info: PACE1752/1754 SINGLE CHIP, 40 MHz CMOS PROCESSOR INTERFACE CIRCUIT PIC X?- FEATURES • The RACE1752/1754 (PIC) is a support chip for the PACE1750A Processor. It eliminates the SSI/MSI |
OCR Scan |
pace1752/1754race1752/1754pace1750arace1753 | |
|
Contextual Info: PACE1750AE SINGLE CHIP, 20MHz to 40MHz, ENHANCED CMOS 16-BIT PROCESSOR FEATURES Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE TechnologyTM CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic Form-Fit-Functionally Compatible with the |
Original |
pace1750ae20mhz40mhz16-bit+5 | |
|
Contextual Info: PACE1750AE SINGLE CHIP, 40MHz, ENHANCED CMOS 16-BIT PROCESSOR 4 - |
OCR Scan |
pace1750ae40mhz16-bitmil-std-1750a+6 | |
|
Contextual Info: PACE1750AE SINGLE CHIP, 40MHz, ENHANCED CMOS 16-BIT PROCESSOR FEATURES — Parametric Memory Inner-Dot Products for Matrix Computations Up To 64K. — Fast Polynomial expansion algorithm. — Fast context switching with instruction to block move up to 16 new mapping memory page |
OCR Scan |
pace1750ae40mhz16-bitmil-std-1750a+4 | |
|
Contextual Info: PACE1750A SINGLE CHIP, 40MHz, CMOS 16-BIT PROCESSOR FEATURES • Implements the MIL-STD-1750A Instruction Set Architecture ■ 20, 30 and 40 MHz operation over the Military Temperature Range ■ Single Chip PACE Technology CMOS 16-Blt Processor with 32 and 48-Blt Floating Point |
OCR Scan |
pace1750a40mhz16-bitmil-std-1750a+6 | |
|
|
|||
P1754
Abstract: G10 SC4 IB435 f10 SC4 IB10 IB16 PACE1753 PACE1754 G10SC4 ior scr
|
Original |
pace175440mhzpace1750a/aepace1753+11 | |
|
Contextual Info: PACE1750A SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR FEATURES Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE TechnologyTM CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic DAIS Instruction Mix Execution Performance |
Original |
pace1750a15mhz40mhz16-bit+2 | |
|
Contextual Info: PACE1754 SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT PIC FEATURES The PACE1754 (PIC) is a support chip for the PACE1750A/AE Processor. It eliminates the SSI/ MSI Logic and external system functions required in typical 1750A implementations. Provides a significant savings in part-count and |
Original |
pace175440mhzpace1750a/aepace1753+3 | |
pace1750
Abstract: P1754-30QGMB IB10 IB16 PACE1753 PACE1754 P1750A mil-std-1750a
|
Original |
pace1754/sospace1754pace1750a/ae68-lead+10 | |
EDENEContextual Info: PACE1750A SINGLE CHIP, 40MHz, CMOS 16-BIT PROCESSOR 4 -FEATURES • Implements the MIL-STD-1750A instruction Set Architecture ■ 20,30 and 40 MHz operation over the Military Temperature Range ■ Single Chip PACE Technology CMOS 16-Blt |
OCR Scan |
pace1750a40mhz16-bitmil-std-1750a+7 | |
|
Contextual Info: PACE1750AE SINGLE CHIP, 40MHz, ENHANCED CMOS 16-BIT PROCESSOR FEATURES • Im plem ents th e M IL-STD-1750A Instruction Set Architecture ■ Single Chip PACE Technology CM OS 16-Bit Processor with 32 and 48-Bit Floating Point Arithm etic ■ Form-Fit-Functionally Com patible with the P1750A |
OCR Scan |
pace1750ae40mhz16-bitil-std-1750a+4 | |
|
Contextual Info: PACE1754 SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT PIC FEATURES • The PACE1754 (PIC) is a support chip for the PACE1750A Processor. It eliminates the SSI/ MSI Logic and external system functions required In typical 1750A Implementations. ■ Provides a significant savings in part-count and |
OCR Scan |
pace175440mhzpace1750apace1753+5 | |
pace1750
Abstract: PIC dmx example codes F9450 1F42 pace1750a ib16 PACE1750AE PACE1753 PACE1754 P1750A
|
Original |
pace1750apace1750aepace1753pace1754+8 | |
|
Contextual Info: PACE1753 SINGLE CHIP, 40MHz CMOS MMU/COMBO 4 FEATURES Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. A ll mapping memory 10,240 bfts for both the MMU and BPU functions are Included on the chip. |
OCR Scan |
pace175340mhzmil-std-1750apace1750a/ae+6 | |
P1753
Abstract: IB435 pace1750 P-175 IB10 PACE1753 PACE1754 P1753-40QGM
|
Original |
pace175340mhzmil-std-1750apace1750a/ae+10 | |