P1149 Search Results

Contextual Info: SN54ABT18646, SN74ABT18646 SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS SCBS131-AUGUST 1992-REVISED OCTOBER 1992 • SCOPE Instruction Set - IEEE Standard 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1 A CLAMP and HIGHZ - Parallel Signature Analysis at Inputs With

M25N1

Abstract: h26m5
Contextual Info: -to view this8170 document. Please enable JavaScript-and reopen the document. -JavaScript must be enabled Hifn HIPP II TM Security Processor -Boundary Scan Description Language - Boundary Scan Description Language (IEEE P1149.1b)

SN74BCT8244

Abstract: symposium ABT18502 electronics parts tutorial SATV002 P-1149 ieee embedded system papers free ieee 1149.1 jtag boundary scan
Contextual Info: JTAG IEEE 1149.1/P1149.4 Tutorial - Introductory JTAG (IEEE 1149.1/P1149.4) Tutorial Introductory AL 10Sept.-97 1149.1(JTAG)-Tut.I-1 1997 TI Test Symposium JTAG (IEEE 1149.1/P1149.4) Tutorial - Introductory Agenda • ■ ■ ■ ■ ■ What Is JTAG? The Increasing Problem of Test

DSP1611

Abstract: DSP1617 DSP1618 GQS002L T76B 6hip DSP1616 DSP16a
Contextual Info: Data Sheet May 1995 • ■ = M l «M Microelectronics DSP1611 Digital Signal Processor 1 Features ■ IEEE P1149.1 test port JTAG with boundary scan ■ ■ Full-speed in-circuit emulation hardware on-chip ■ Supported by DSP1611 software and hardware

PM-8315

Abstract: CRC-32 FREEDM-84A672 PM7385 RHDL672 THDL672 TEMUX PM8315
Contextual Info: PM7385 FREEDM-84A672 PMC-Sierra,Inc. Frame Engine and Data Link Manager C1FPOUT C1FP FASTCLK REFCLK BLOCK DIAGRAM • Provides a 16 bit microprocessor interface for configuration and status monitoring. • Provides a standard five signal P1149.1 JTAG test port for boundary

RCA 432

Abstract: PM5349 PM5356 PM7324 PM73487 TCA4
Contextual Info: PM7324 S/UNI-ATLAS PMC-Sierra,Inc. SATURN User Network Interface ATM Layer Solution • Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes. • Implemented in low power, 0.35 micron, 3.3 Volt CMOS technology with 5 Volt tolerant and microprocessor

hdlc

Abstract: CRC-32 FREEDM-84A672 PM7385 RHDL672 THDL672
Contextual Info: PM7385 FREEDM-84A672 PMC-Sierra,Inc. Frame Engine and Data Link Manager C1FPOUT C1FP FASTCLK REFCLK BLOCK DIAGRAM • Provides a 16 bit microprocessor interface for configuration and status monitoring. • Provides a standard five signal P1149.1 JTAG test port for boundary

ethernet mac chip

Abstract: block diagram of processors DDR PHY ASIC VSC7323 VSC9118 VSC9185
Contextual Info: PHYSICALETHERNET LAYER PRODUCT PRODUCT VSC7323 VSC7323 Meigs-IIe - 10 x 1G and 10G Ethernet MAC Chip S P E C I F I C AT I O N S : Implemented in low Power 0.18 micron CMOS Technology, 2.5V/3.3V IO Industrial Temperature Range -40ºC to +85ºC Standard 5-Pin P1149.1 JTAG Test Port

bfl5

Contextual Info: b3E i> WM 4 5 5 1 0 7 2 0ÜÜ1Q72 HONEYl i l ELL/ S 220 HH0N3 Honeywell S E C Advance Information TEST-BUS INTERFACE UNIT HTIU2100 FEATURES • Module Test and Maintenance Bus Interface - IEEE P1149.5 Compatible Backplane - Master or Slave Operation - Module Clock Generation Capability

Contextual Info: ^ ^ Data Sheet October 1994 Microelectronics DSP1611 Digital Signal Processor 1. Features • IEEE P1149.1 test port JTAG with boundary scan ■ ■ Full-speed in-circuit emulation hardware on-chip Optimized for digital cellular applications with a bit manipulation unit for higher signal coding

javascript

Contextual Info: -to view this 7870 document. Please enable JavaScript and -JavaScript must be enabled Hifn HIPP I TM Security Processor - reopen the document. -Boundary Scan Description Language - Boundary Scan Description Language (IEEE P1149.1b)

mip* 282

Contextual Info: -to view this 7855 document. Please enable JavaScript and -JavaScript must be enabled Hifn HIPP I TM Security Processor - reopen the document. -Boundary Scan Description Language - Boundary Scan Description Language (IEEE P1149.1b)

AN-890

Contextual Info: Fairchild Semiconductor Application Note February 1994 Revised May 2001 P1149.1A Extensions to IEEE-STD-1149.1-1990 Abstract 1, 2, 3 Since publication of IEEE-1149.1-1990/ANSI , extensions and requests for clarifications have been adopted by the IEEE 1149.1 Working Group. The original standard

986 t04

Abstract: HIFN AG07 1155 PINmap 10SC1 AE26 AL01 AN32 B320 C4242
Contextual Info: -to view this document. enable JavaScript and -JavaScript must be enabledHifn 5NP4G-B Network Please Processor - reopen the document. -Boundary Scan Description Language - Boundary Scan Description Language IEEE P1149.1b

ic 8255 PPI

Abstract: PPI 8255 interface data serial 8255 PPI Chip PPI 8255 interface word control Control word 8255 PPI ppi interface 1007 SC1114 NUM mnda
Contextual Info: Honeywell Advance Information TEST-BUS INTERFACE UNIT HTIU2100 FEATURES • Module Test and Maintenance Bus Interface - IEEE P1149.5 Compatible Backplane - Master or Slave Operation - Module Clock Generation Capability • Serial Chip-Level Test Interface

VSC7321

Abstract: VSC7322 VSC9118 VSC9185
Contextual Info: PHYSICALETHERNET LAYER PRODUCT PRODUCT VSC7321 VSC7321 Meigs-II - 10 x 1G and 10G Ethernet MAC Chip S P E C I F I C AT I O N S : Implemented in low Power 0.18 micron CMOS Technology, 2.5V/3.3V IO Industrial Temperature Range -40ºC to +85ºC Standard 5-Pin P1149.1 JTAG Test Port

ATP1

Abstract: ATMF0161 PM5390 PM3388 OIF2000
Contextual Info: PM3388 S/UNI -10xGE Preliminary FEATURES da STATISTICS PACKAGING • Flip Chip technology • Implemented in low power 1.8 V CMOS technology with 3.3 V compatible I/O. • Industrial temperature range -40 °C to +85 °C . • Provides a standard 5 signal P1149.1

7408, 7404, 7486, 7432

Abstract: RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404
Contextual Info: TGC100 Series CMOS Gate Arrays RELEASE 3.0, REVISED JANUARY 1990 • Twelve Arrays with up to 26K Available Gates • Fast Prototype Turnaround Time • Extensive Design Support - Design Libraries Compatible with Daisy, Valid, and Mentor CAE Systems - Tl Regional ASIC Design Centers

"network interface cards"

Abstract: DI 783
Contextual Info: „„ RELEASED SIUNI-622-MAX DATASHEET PMC-1980589 • - ■ . PM* I , I 7 IV PMC-Sierra, Inc. ISSUE 6 PM5356 SIUNI-622-MAX SA TURN USER NETWORK INTERFACE 622-MAX PM5356 S/UNI-622-MAX SATURN USER NETWORK INTERFACE (622-MAX) S/UNI- 622-MAX DATASHEET

Contextual Info: S ta n d a r d P r o d u c t PM I T# I ISSUE 5 PMC-Sierra, Inc. P M 7 3 2 2 R C M P -8 0 0 ROUTING CONTROL, MONITORING AND POLICING 800 Mbps PM7322 RCMP-800 ROUTING ATM L A Y E R CONTROL, MONITORING AND POLICING 800 M b p s Issue PMC-Sierra, Inc. 5: May, 1996

STP4020

Contextual Info: S un M icroelectronics July 1997 PCMCIA Controller Interface DATASHEET D e s c r ip t io n The STP4020 PCMCIA controller bridges the SBus standard in SPARC microprocessor-based systems, to the PCMCIA Card Standard Interface. PCMCIA compatible peripheral cards provide a standard interface and

Contextual Info: Advance Data Sheet August 1998 LU5M31 Gigabit Ethernet Media Access Controller MAC Overview The LU5M31 is a single-port 1 Gbit/s MAC that incorporates physical coding sublayer (PCS) functionality. The LU5M31 is intended to enhance 10/ 100 Mbits/s Ethernet frame switching, multiple port

Contextual Info: f£ @ m & y w e l\ HÔNEYÜIELL/S S E C MSS1Ö7S DGGObbl S « H O N B 3ÛE J> Preliminary HTIU2000 TEST-BUS INTERFACE UNIT "P s z -^ -O S FEATURES M ID / TM C TL M lP TM CLK • Connects to VHSIC Backplane TM-bus - TM-bus Specification, Version 3.0 - TM-Bus Master or Slave Operation

A23 1101 01A

Abstract: E1-PCM-30 Bt8370KPF RJ48C EE - 19c TRANSFORMER E1-PCM-30 ch chips 65554 RDL2 MC68302 TR-303
Contextual Info: Bt8370/75/76 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/75/76 is a family of single-chip transceivers for T1/E1 and Integrated Distinguishing Features Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip ! Single-chip T1/E1 framer with short/long