M82965 Search Results

M82965 Datasheets (2)

Filter by Manufacturer

Intel

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
M82965		Intel	FAULT TOLERANT BUS EXTENSION UNIT	Scan	PDF	1.87MB	50
M82965BXU		Intel	FAULT TOLERANT BUS EXTENSION UNIT	Scan	PDF	1.87MB	50

M82965 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Speed PI Controller Abstract: AP 138B 114H 80960MC M82965 Contextual Info: AP-Bus Interface Using the BXU CHAPTER 8 AP-BUS INTERFACE USING THE BXU The M82965 Bus Extension Unit BXU is the key component in building multiprocessor designs with the 80960MC processor family. The BXUs connect to each other in an expandable matrix that	OCR Scan	m82965 80960mc speed pi controller ap 138b +1114h	PDF
271062 Abstract: M82965 Contextual Info: in te i M82965 FAULT TOLERANT BUS EXTENSION UNIT Military Multiprocessor Support — Connect up to 32 Processor and Memory Modules In a Single System Message Passing — Supports Interagent Communication — Redundant Error Reporting Network Multiple Bus Support with No External	OCR Scan	m82965 32-blt 271062	PDF
bx-upi Abstract: 271062 "FRC" Contextual Info: M W Â K K S E O ßiO IFÜ K lM lÄ TD ^ in te * M82965 FAULT TOLERANT BUS EXTENSION UNIT Military Multiprocessor Support — Connect up to 32 Processor and Memory Modules In a Single System Multiple Bus Support with No External Logic — Connect up to Four 32-Bit Buses for	OCR Scan	m82965 32-bit bx-upi 271062 +1frc	PDF
AP 309 Abstract: lad7b10 voter 80960MC M82965 MG82965 intel DOC Contextual Info: M W A N S E in te i M82965 FAULT TOLERANT BUS EXTENSION UNIT Military Multiprocessor Support — Connect up to 32 Processor and Memory Modules in a Single System Multiple Bus Support with No External Logic — Connect up to Four 32-Bit Buses for High-Bandwidth Access to	OCR Scan	m82965 32-bit m8296s ap 309 +5lad7b10 voter 80960mc mg82965 intel doc	PDF
80960MC Abstract: AC GENERATOR 0011B M8259A M82965 Contextual Info: Memory and I/O Interface Using the BXU CHAPTER 9 MEMORY AND I/O INTERFACE USING THE BXU The M82965 B X U provides many features that enhance high-performance multiprocessor designs. This chapter outlines approaches to design memory and I/O systems in a multiprocessor design thdt	OCR Scan	m82965 80960mc m8259a ac generator +10011b	PDF
processor Abstract: 80960MC M82965 Contextual Info: Processor Management and Initialization g CHAPTER 9 PROCESSOR MANAGEMENT AND INITIALIZATION This chapter describes the facilities for initializing and managing the operation of the 80960MC processor. Included is an overview of the processor-management facilities and a	OCR Scan	80960mc processor m82965	PDF
80960MC Abstract: M82965 Contextual Info: Multiple-Processor Operation 75 CHAPTER 15 MULTIPLE-PROCESSOR OPERATION This chapter presents several features of the processor that support multiprocessor systems. Included are discussions of external IAC messages, high-level process management facilities,	OCR Scan	80960mc m82965	PDF
80960MC Abstract: INTEL 80960 pipeline architecture M82965 80960 Contextual Info: Introduction to the 80960 Architecture 2 CHAPTER 2 INTRODUCTION TO THE 80960 ARCHITECTURE This chapter provides an overview of the architecture on which the 80960MC processor is based. A NEW 32-BIT ARCHITECTURE FROM INTEL The 80960MC processor is the military-grade member of a new family of processors from	OCR Scan	80960mc 32-bit intel 80960 pipeline architecture m82965 +180960	PDF
80960MC Abstract: AD30 M82965 FFFC0000 Contextual Info: Initialization CHAPTER 14 INITIALIZATION This chapter describes the hardware requirements for initializing the 80960MC processor and the BXU in a fault-tolerant system design. The basic minimum initialization requirements are described, as well as some of the available options. The exact initialization procedure depends on the type of	OCR Scan	80960mc ad30 m82965 fffc0000	PDF
Embedded Applications Handbook 270646 Abstract: intel Multibus i handbook 230843 embedded controller handbook Mohawk 80960MC 80960 1989 intel I860 processor 270646 multibus II architecture specification Contextual Info: 80960MC Hardware Designer’s Reference Manual June, 1989 Order Number: 271079-002 intei LITERATURE T o o rd er Intel Literature or obtain literature pricing inform ation in the U .S. and C anad a call or w rite Intel Literature Sales. In Europe and other international locations, please contact your local sales office or	OCR Scan	80960mc embedded applications handbook 270646 intel multibus i handbook 230843 +6embedded controller handbook mohawk 80960 1989 intel i860 processor 270646 multibus ii architecture specification	PDF
0011B Abstract: 0040H 80960MC M82965 Contextual Info: Advanced Processor Bus 7 CHAPTER 7 ADVANCED PROCESSOR BUS Efficient bus utilization is essential in a multiprocessing system. A simple and efficient approach to building an 80960MC processor interconnect system is to use the Advanced Processor bus AP-bus	OCR Scan	80960mc 32-bit 0011b 0040h +1m82965	PDF
interlace parity Abstract: 80960MC M82965 Contextual Info: Confinement Areas/ Detection Mechanisms 77 CHAPTER 11 CONFINEMENT AREAS/DETECTION MECHANISMS The first step toward fault-tolerant design is to detect and isolate the error. This chapter describes the details of the 80960 architecture confinement areas and the associated detection mechanisms.	OCR Scan	m82965 interlace parity 80960mc	PDF