EP33
Abstract: HEP33 HP33 KEP33 MC100 MC100EP33 MC10EP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5VĄECL B4 Divider The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused
|
Original
|
mc10ep33mc100ep33mc10/100ep33r14525+6mc10ep33/dep33hep33hp33kep33mc100
|
PDF
|
KLT20
Abstract: k1648 klt22 KEL32 MC100 HEP64 KLT21 LP17 KEP32 HEP139
Contextual Info: AND8002/D ECLinPS, ECLinPS Lite, ECLinPS Plus, ECLinPS MAX, and GigaComm Marking and Ordering Information Guide http://onsemi.com APPLICATION NOTE Prepared by: Paul Shockman ON Semiconductor HFPD Applications Engineer Introduction This application note describes the device markings and
|
Original
|
and8002/dklt20k1648klt22+7kel32mc100hep64klt21lp17kep32hep139
|
PDF
|
motorola HEP cross reference
Abstract: EPT 4045 KPT23 motorola HEP 320 cross reference vef 202 manual KEP52 MC10EP016 HEP 801 hep51 HEP64
Contextual Info: BR1513/D Rev. 2, Apr-2001 ECLinPS Plus Device Data ECLinPS Plus Device Data Advanced ECL in Picoseconds BR1513/D Rev. 2, Apr–2001 SCILLC, 2001 Previous Edition 2000 “All Rights Reserved” ECLinPS, ECLinPS Lite, and ECLinPS Plus are trademarks of Semiconductor Components Industries, LLC.
|
Original
|
br1513/dapr-2001r14525dld601+10motorola hep cross referenceept 4045kpt23motorola hep 320 cross referencevef 202 manualkep52mc10ep016hep 801hep51hep64
|
PDF
|
kvt22
Abstract: KVL11 KPT23 ON Semiconductor marking k1648 KLT20 HEL16 KEL32 KEL01 xaa9646
Contextual Info: AND8002/D ECLinPS, ECLinPS Lite and ECLinPS Plus Device Type and Date Code Marking Guide Gary Richards, ECL Logic Product Engineering http://onsemi.com APPLICATION NOTE need ON Semiconductor’s marking spec 12MON00232D and S.O.P. 7–19 ID of Products to Location of
|
Original
|
and8002/d12mon00232dr14525kvt22+9kvl11kpt23on semiconductor markingk1648klt20hel16kel32kel01xaa9646
|
PDF
|
KEP33
Abstract: EP33 HEP33 HP33 MC100 MC100EP33 MC10EP33 KP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5VĄECL B4 Divider The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused
|
Original
|
mc10ep33mc100ep33mc10/100ep33r14525+7mc10ep33/dkep33ep33hep33hp33mc100kp33
|
PDF
|
KEP33
Abstract: KP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5VĄECL B4 Divider The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused
|
Original
|
mc10ep33mc100ep33mc10/100ep33r14525+3mc10ep33/dkep33kp33
|
PDF
|
KP33
Abstract: 100EP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5VĄECL B4 Divider The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused
|
Original
|
mc10ep33mc100ep33mc10/100ep33r14525+3mc10ep33/dkp33100ep33
|
PDF
|
EP33
Abstract: HEP33 HP33 KEP33 MC100EP33 MC10EP33 MC100EP33DTG
Contextual Info: MC10EP33, MC100EP33 3.3V / 5V ECL B4 Divider Description Features • 320 ps Propagation Delay • Maximum Frequency > 4 GHz Typical • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V • • • • • MARKING DIAGRAMS* 8 8 8 HEP33 ALYW G 1 SOIC−8 D SUFFIX
|
Original
|
mc10ep33mc100ep33hep33kep33+5506aamc10ep33/dep33hp33mc100ep33dtg
|
PDF
|
KP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5V ECL B4 Divider Description The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused
|
Original
|
mc10ep33mc100ep33mc10/100ep33mc10ep33/d+1kp33
|
PDF
|
HEL16
Abstract: DEVICE MARKING CODE table onsemi marking marking code onsemi marking code onsemi Diode kel33 on semiconductor traceability marking soic HEL32 HEL12 HEL31 HEL05
Contextual Info: AND8002/D ECLinPS, ECLinPS Lite, ECLinPS Plus, ECLinPS MAX, and GigaComm Marking and Ordering Information Guide http://onsemi.com APPLICATION NOTE Prepared by: Paul Shockman ON Semiconductor HFPD Applications Engineer Introduction This application note describes the device markings and
|
Original
|
and8002/dhel16device marking code tableonsemi marking+7marking code onsemimarking code onsemi diodekel33on semiconductor traceability marking soichel32hel12 hel31hel05
|
PDF
|
MC10EP33
Abstract: EP33 HEP33 HP33 KEP33 MC100EP33
Contextual Info: MC10EP33, MC100EP33 3.3V / 5V ECL B4 Divider Description Features • 320 ps Propagation Delay • Maximum Frequency > 4 GHz Typical • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V • • • • • MARKING DIAGRAMS* 8 8 8 HEP33 ALYW G 1 SOIC−8 D SUFFIX
|
Original
|
mc10ep33mc100ep33hep33kep33+4506aamc10ep33/dep33hp33
|
PDF
|
