DM 311 BG 40
Abstract: DM 311 BG 42 K/DM 311 BG 29 DM 311 BG 30
Contextual Info: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description T he MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support im plem entation of high speed data links based on
|
OCR Scan
|
29c9429c3xx29c96dm 311 bg 40+3dm 311 bg 42k/dm 311 bg 29dm 311 bg 30
|
PDF
|
ITR17
Abstract: ITR24 80X86 AD10 AD11 AD12 AD14 ITR28
Contextual Info: 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description The MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or
|
Original
|
29c94itr17itr2480x86+5ad10ad11ad12ad14itr28
|
PDF
|
ITR30
Abstract: 0804H
Contextual Info: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description The MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of high speed data links based on
|
OCR Scan
|
29c94mhs29c9429c3xx29c96+2itr300804h
|
PDF
|
ITR30
Abstract: 29C948 ITR24
Contextual Info: Tem ic 29C948 MATRA MHS 8 Channel HDLC/V. 120 Protocol Controller Introduction The 29C948 is an 8 channel data link protocol controller circuit. It multiplexes/demultiplexes up to 8 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or clear
|
OCR Scan
|
29c948itr30itr24 |
PDF
|
AD10
Abstract: AD11 AD12 AD14 AD17
Contextual Info: 29C948 MATRA MHS 8 Channel HDLC/V.120 Protocol Controller Introduction The 29C948 is an 8 channel data link protocol controller circuit. It multiplexes/demultiplexes up to 8 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or clear
|
Original
|
29c948ad10ad11ad12+2ad14ad17
|
PDF
|