IC 74 138 DECODER Search Results
IC 74 138 DECODER Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54LS154F/883C |
|
54LS154 - 4-Line to 16-Line Decoder/Demultiplexer |
|
||
| 54LS156/BEA |
|
54LS156 - Decoder, Dual 2-To-4-Line, With Open-Collector - Dual marked (M38510/32602BEA) |
|
||
| 5446/BEA |
|
5446 - Decoder, BCD-To-7-Segment, With Open-Collector Outputs - Dual marked (M38510/01006BEA) |
|
||
| 54AC138/QEA |
|
54AC138 - Decoder/Demultiplexer Single 3 to 8 - Dual marked (5962-8762201EA) |
|
||
| 54ACT139/QEA |
|
54ACT139 - Decoder/Demultiplexer Dual 2 to 4 - Dual marked (5962-8755301EA) |
|
IC 74 138 DECODER Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
TC74LCX138FSContextual Info: lu ^ m u H INTEGRATED TOSHIBA CIRCUIT TECHNICAL u iu i i m l iim i cvjt\M i t u O t\v.u tl TC74LCX138F, TC74LCX138FN TC74LCX138FS DATA SILICON MONOLITHIC TENTATIVE DATA LOW VOLTAGE 3-TO -8 LINE DECODER W ITH 5V TOLERANT INPUTS A N D OUTPUTS The TC74LCX138 is a high performance CMOS 3-to-8 |
OCR Scan |
TC74LCX138F, TC74LCX138FN TC74LCX138FS TC74LCX138 SOL16-P-300 TC74LCX138F- TC74LCX138FS | |
895196Contextual Info: Ordering number : EN *5852 C M O S LSI LC895196K s a H v o i ATA-PI Compatible CD-ROM Decoder IC Preliminary Overview decoding, CD-R compatibility • Built in subcode P-W buffering function NO-ECC) and CD-TEXT compatibility The L C 895196K is a large scale integ rated circuit |
OCR Scan |
LC895196K 895196K 3214-SQFP144 LC895196K] 895196 | |
|
Contextual Info: TC74LCXI38F/FN/FS TENTATIVE DATA LOW VOLTAGE 3-TO-8 LINE DECODER WITH 5V TOLERANT INPUTS AND OUTPUTS T h e T C 7 4 L C X 1 3 8 is a h ig h p e r fo r m a n c e C M O S 3-to-8 D E C O D E R . D e sig n e d f o r u se in 3 .3 V o lt sy ste m s, it a c h ie v e s h ig h s p e e d o p e ra t io n w h ile m a in t a in in g th e |
OCR Scan |
TC74LCXI38F/FN/FS TC74LCX138F/FN/FS | |
|
Contextual Info: 74LCX138 LOW VOLTAGE CMOS 3 TO 8 LINE DECODER INV. WITH 5V TOLERANT INPUTS . 5VTOLERANT INPUTS . HIGHSPEED: tPD = 5.2 ns (MAX.) at Vcc = 3V . POWER-DOWN PROTECTION ON INPUTS AND OUTPUTS . SYMMETRICAL OUTPUT IMPEDANCE: M1 (Micro Package) |Io h | = Io l = 2 4 m A (M IN ) |
OCR Scan |
74LCX138 74LCX138M 74LCX138T EXCEEDS500mA 74LCX138 | |
|
Contextual Info: AEPSS128K16-FCT139 STATIC RAM MODULE >> 131,072 x 16 Organization > > High speed, High density 4 5 pin SIP > > Completely Static operation > > TTL com patible > > Low power, battery back-up operation capability > > Uses single + 5 V p o w er supply 128 KILOBYTES STATIC |
OCR Scan |
AEPSS128K16-FCT139 AEPSS128K16-FCT 32KX8 32KXB 74FCM38 | |
ic sw 2604
Abstract: 3105 lcd driver sw 2604 ic INT188 MSM63188 MSM63P180
|
Original |
E2E0026-38-95 MSM63188 1024-Dot MSM63188 M6318x OLMS-63K ic sw 2604 3105 lcd driver sw 2604 ic INT188 MSM63P180 | |
|
Contextual Info: FEATURES: DESCRIPTION: • The ID T54/74FC T138 and ID T54 /7 4 F C T 1 38 A a re 1-of-8 d e c o d ers b u ilt u sin g a d v a n c e d C E M O S , a d u a l m etal C M O S te ch n o l o g y. T h e ID T54/74FC T138 a n d ID T54/74FC T138A a c c e p t three bi |
OCR Scan |
T54/74FC T138A IDT54/74FCT138/A MIL-STD-883, | |
|
Contextual Info: 7. COMMON EL ECT RI CA L CHA RA C TE RI ST IC S 7 -1 P o w sr D issip ation The power dissipation of CMOS device is composed of two components: one static, the other dynamic. The total power dissipation is the sum of static and dynamic power dissipation. Static power dissipation is obtained by multiplying quiescent supply current by the supply voltage range |
OCR Scan |
AC-40 | |
|
Contextual Info: Lattica ;Semiconductor I Corporation Features ispLSI 2128V 3.3V High Density Programmable Logic Functional Block Diagram11 HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 and 64 I/O Pin Versions, Eight Dedicated Inputs 128 Registers |
OCR Scan |
128V-80LT176 176-Pin 128V-80LQ160 160-Pin 128V-80LT100 100-Pin 128V-80LJ84 84-Pin 128V-60LT176 | |
|
Contextual Info: LATTICE SEMICONDUCTOR Lattica bûE D • 5301^4= 0QG27Ü7 b4T HILA T pLSI and ispLSI 3256 High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — High Speed Global Interconnect 128 I/O Pins |
OCR Scan |
0QG27Ã 3256-80LM160 160-Pin 3256-80LG167 167-Pin 3256-70LM160 3256-70LG167 3256-50LM160 | |
|
Contextual Info: Lattice' ispLSr 3192 | Semiconductor I Corporation High Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 192 I/O Pins — 9000 PLD Gates — 384 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State |
OCR Scan |
3192-100LM 240-Pin 3192-100LB272 272-Pin 3192-70LM 3192-70LB272 3192-70LMI | |
AS6171Contextual Info: TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES SEPTEMBER 1 9 8 5 - <* 2 6 2 .1 4 4 X 9 O rganization i* S ingle 5 -V S u p p ly 1 0 % Tolerance i* 3 0 -P in S ingle-in-Ljne Package iSIPJ — Pinned M o dule fo r Throu gh-H o le Inse rtion |
OCR Scan |
TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 AS6171 | |
1470 LM
Abstract: MURATA LLM MSM63188 MSM63P180 SEG40 Sw 2604
|
OCR Scan |
E2E0026-38-95 MSM63188 1024-Dot MSM63188 M6318x OLMS-63K nX-4/250. 1470 LM MURATA LLM MSM63P180 SEG40 Sw 2604 | |
|
Contextual Info: Advance Data Sheet February 1993 £ = — AT&T Microelectronics Optimized Reconfigurable Cell Array ORCA Series Field-Programmable Gate Arrays Features • High density: 3500 to 22,000 usable gates ■ High I/O: up to 288 usable I/O ■ High performance: 80 MHz system clock rate |
OCR Scan |
16-bit DS92-099FPGA | |
|
|
|||
|
Contextual Info: Ordering number : ENN*6495 CMOS IC LC898093 40x Playback/12× Write CD-R/RW Encoder/Decoder IC with Built-in ATAPI Interface Preliminary Package Dimensions unit: mm 3210-SQFP208 [LC898093] 156 0.5 30.6 28.0 105 104 157 208 53 1 0.5 0.2 0.15 52 (1.25) 3.8max |
Original |
LC898093 Playback/12× 3210-SQFP208 LC898093] | |
|
Contextual Info: Lattica ispLSI 3256A ;Semiconductor I Corporation High Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — 1281/0 Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State |
OCR Scan |
160-Pin | |
|
Contextual Info: Latticc ispLSr3448 ; ; ; Semiconductor •■■ Corporation In-System Programmable High Density PLD Functional Block Diagram Features • HIGH-DENSITY PROGRAMMABLE LOGIC — 224 I/O — 20000 PLD Gates — 672 Registers — High Speed Global Interconnect |
OCR Scan |
ispLSr3448 | |
|
Contextual Info: LS201 ' * - I-Cube* 27 Port LAN Switching Element Description Features • Single chip, Fast Ethernet switching fabric • Up to 100 M bit per-port switching capacity • Supports 27 full duplex ports • Port trunking capability dynamic load balancing • |
OCR Scan |
LS201 LS201 PQ144 | |
LM 4017 decade counter driver
Abstract: 74HC7244A 74HCT7007A 74HC11A 74HC85A 74HC147 decimal to binary encoder cmos 4008 74HC21A 74HC07A 74HC7244
|
OCR Scan |
74HC00A 74HCT00A 74HC03A 74HC10A 74HC20A 74HC30 71HC132A 74HC133A 74HC02A 74HCT02A LM 4017 decade counter driver 74HC7244A 74HCT7007A 74HC11A 74HC85A 74HC147 decimal to binary encoder cmos 4008 74HC21A 74HC07A 74HC7244 | |
S6B0716
Abstract: S6B0716X01-C0C8 S6B0716X11-C0C8 sid 2530
|
Original |
S6B0716 6800-series 8080-series S6B0716 S6B0716X01-C0C8 S6B0716X11-C0C8 sid 2530 | |
|
Contextual Info: S TLC 60135 TOSCA ADSL DMT TRANSCEIVER PRO DU CT PREVIEW • ANSI T 1 .413 issue 2 standard DMT modem ■ Same chip for both ATU-C and ATU-R ■ Supports either ATM Utopia level 1 & 2 or STM streams ■ 16 bit multiplexed microprocessor interface (lit |
OCR Scan |
STLC60135 PQFP144 | |
as2531
Abstract: ic 74138 AN3010 IC 7490 pin configuration pin configuration of IC 74138 AS253X ic 7490 data sheet AS2532 74138 ic datasheet 7490 national
|
Original |
AN3010 AN3010: AS253x AS253x 80Cxx AS2531. /An3010 as2531 ic 74138 AN3010 IC 7490 pin configuration pin configuration of IC 74138 ic 7490 data sheet AS2532 74138 ic datasheet 7490 national | |
scl 1058 by national
Abstract: SM5302AS SM5302 SM5302A CD 4039 AE IC SDA 2023
|
Original |
SM5302A SM5302A 43MHz 1080i NC0301BE scl 1058 by national SM5302AS SM5302 CD 4039 AE IC SDA 2023 | |
|
Contextual Info: USER’S MANUAL PPD98402A LOCAL ATM SONET FRAMER 1996 1995 Document No. S10673EJ1V0UM00 Date Published January 1996 P Printed in Japan NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and |
Original |
PPD98402A S10673EJ1V0UM00 | |