IC 4 BIT BISTABLE LATCH DEVICE Search Results
IC 4 BIT BISTABLE LATCH DEVICE Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
BLM15PX330BH1D | Murata Manufacturing Co Ltd | FB SMD 0402inch 33ohm POWRTRN | |||
BLM15PX600SH1D | Murata Manufacturing Co Ltd | FB SMD 0402inch 60ohm POWRTRN | |||
BLM21HE601SN1L | Murata Manufacturing Co Ltd | FB SMD 0805inch 600ohm NONAUTO | |||
BLM21HE472BH1L | Murata Manufacturing Co Ltd | FB SMD 0805inch 4700ohm POWRTRN | |||
BLM15PX330SH1D | Murata Manufacturing Co Ltd | FB SMD 0402inch 33ohm POWRTRN |
IC 4 BIT BISTABLE LATCH DEVICE Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: January 1988 S em ic o nd u cto r MM54HC75/MM74HC75 _ 4-Bit Bistable Latch with Q and Q Output General Description This 4-bit latch utilizes advanced silicon-gate CMOS tech nology to achieve the high noise immunity and low power consumption normally associated with standard CMOS inte |
OCR Scan |
MM54HC75/MM74HC75 MM54HC75/MM74HC75 | |
Contextual Info: SN54HC75, SN74HC75 4 BIT BISTABLE LATCHES D2684. D EC EM B ER 1982 • Complimentary Q and Q Outputs • Package Options Include Plastic "Sm all Outline" Packages, Standard Plastic and Ceramic 300-mii DIPs • Dependable Texas Instruments Quality and Reliability |
OCR Scan |
SN54HC75, SN74HC75 D2684. 300-mii | |
SN54HC
Abstract: 74HC77
|
OCR Scan |
SN54HC77, SN74HC77 D2684 SN54HC 74HC77 | |
SN54HC75
Abstract: ic 4 bit bistable latch device SN74HC75 SN54HC77
|
OCR Scan |
SNS4HC75, SN74HC75 D2684, 300-mil sns4hc75 sn74hc7s SN54HC75 ic 4 bit bistable latch device SN74HC75 SN54HC77 | |
Contextual Info: SN54HC75, SN74HC75 4 BIT BISTABLE LATCHES D 2 6 8 4 , DECEMBER 1982 - Complimentary Q and Q Outputs SN 54H C 75 . REVISED SEPTEMBER 1987 . J PACKAGE S N 7 4 H C 7 5 . . . D O R N PACKAGE Package Options Include Plastic "Sm all O utline" Packages, Standard Plastic and |
OCR Scan |
SN54HC75, SN74HC75 300-m | |
Contextual Info: SN54HC77, SN74HC77 4-BIT BISTABLE LATCHES D 2 6 8 4 , DECEMBER 1982 - Package Options Include Plastic "Small Outline" Packages, Standard Plastic and Ceramic 300-mil DIPs SN54HC77 . . . J PACKAGE SN74HC77 . . . D OR N PACKAGE TOP VIEW] 1DC Dependable Texas Instruments Quality and |
OCR Scan |
SN54HC77, SN74HC77 300-mil SN54HC77 | |
54LS
Abstract: 74LS LS75 SN5475 SN5477 SN54LS75 SN54LS77 SN7475 SN74LS75 ls-77
|
OCR Scan |
1N3064 54LS 74LS LS75 SN5475 SN5477 SN54LS75 SN54LS77 SN7475 SN74LS75 ls-77 | |
SN74HC375
Abstract: SN54HC375
|
OCR Scan |
SN54HC375, SN74HC375 D2804, 1984-REVISED 300-mil SN54HC375 SN54HC75 SN74HC75, | |
SN74LS75
Abstract: sn5477 SN74LS75 pin diagram 54LS LS75 SN5475 SN54LS75 SN54LS77 SN7475 5N74
|
OCR Scan |
SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77, SN7475, SN74LS75 N3064 sn5477 SN74LS75 pin diagram 54LS LS75 SN5475 SN54LS75 SN54LS77 SN7475 5N74 | |
LS 7475
Abstract: C4408
|
OCR Scan |
SN5475, SN5477, SN54LS75, SN54LS77. SN7475, SN74LS75 54LS75 SN54LS77 LS 7475 C4408 | |
dual latching relay ic
Abstract: 194-2H MT4322AC keypad network VARISTOR OJP MT4320
|
OCR Scan |
DF320 375pW 58MHz 932Hz F02eC MT4320. MT4320/4322/4323 dual latching relay ic 194-2H MT4322AC keypad network VARISTOR OJP MT4320 | |
MT4320
Abstract: matrix encoded keypad DF320 MT4320AE telephone KEYPAD telephone keypad interface circuit with dtmf MT4320AC "Pin for Pin" circuit diagram of keypad interface with dtmf circuit diagram of speech recognition
|
OCR Scan |
MT4320 DF320 375/jW 58MHz DF320 MT4320. matrix encoded keypad MT4320AE telephone KEYPAD telephone keypad interface circuit with dtmf MT4320AC "Pin for Pin" circuit diagram of keypad interface with dtmf circuit diagram of speech recognition | |
T4320
Abstract: MT4320AE 3 x 4 telephone keypad
|
OCR Scan |
MT4320 DF320 375pW 58MHz 932Hz MT4320. T4320 MT4320AE 3 x 4 telephone keypad | |
Contextual Info: TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77, SN7475, SN74LS75 4-BIT BISTABLE LATCHES M ARCH logic each latch INPUTS C (TOP VIEW) OUTPUTS a L H L H H H X L Qo 1983 SN547&, SN54LS75 . . . J OR W PACKAGE SN 54L75 . . . J PACKAGE SN 7475 . . . J OR N PACKAGE |
OCR Scan |
SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77, SN7475, SN74LS75 SN547& SN54LS75 | |
|
|||
74HC4052E
Abstract: 74HC194E 74HC4046AE 74HC4067E 74HC4538E 74HCT4511E 54HCT20 74HC4060E 074h 74hct27e
|
OCR Scan |
4316F CD54HCT4351F CD54HCT4352F CD54HCT4353F CD54HCT4510F CD54HCT4511F 54HCT4514F CD54HCT4515F 54HCT4516F C054H 74HC4052E 74HC194E 74HC4046AE 74HC4067E 74HC4538E 74HCT4511E 54HCT20 74HC4060E 074h 74hct27e | |
1N3064
Abstract: 54LS375 2E124
|
OCR Scan |
L-M-38510/31604 54LS375 1N3064 2E124 | |
Signal path designerContextual Info: David A. Laws and Peter Alfke Advanced Micro Devices, Inc., Sunnyvale, CA Standardizes Around Slim 24-Pin Package Most 1C designers tend to focus their attention on ever more complex VLSI solutions to improve the package count, cost, and reliability of microprocessor based sys |
OCR Scan |
24-Pin 20-pin 10-bit 5405A Signal path designer | |
Contextual Info: M M O T O R O L A M ilitary 54LS375 4-Bit Bistable Latch ELECTRICALLY TESTED PER: Ml L-M-38510/31604 HPO mm The 54LS375 is a 4-bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the |
OCR Scan |
54LS375 L-M-38510/31604 54LS375 JM38510/31604BXA 54LS375/BXAJC 1N3064 | |
mm74c107n
Abstract: MM74C151N 20K Preset MM74C30N mm74coon MM74C83N MM74C00N MM74C154N MM74C10N MM74C161N
|
OCR Scan |
MM74C SN7474N SN74H74N/SN74S74N SN74L74N/SN74C74N SN74H78N SN7475N SN7476N SN74H76N/SN74C76N SN7480N SN7481N mm74c107n MM74C151N 20K Preset MM74C30N mm74coon MM74C83N MM74C00N MM74C154N MM74C10N MM74C161N | |
Contextual Info: 4722B PROGRAMMABLE TIMER/COUNTER G E N E R A L D E S C R IP T IO N — The 4 7 2 2 B Program m able Tim er/Counter is a rrt nolifhic controller capable of producing accurate m icrosecond to five day time delays. L o n g delays, up to three years, can easily be generated by cascading tw o timers. The timer consists of a tim e base oscillator p ro |
OCR Scan |
4722B 4722B | |
verilog prbs generator
Abstract: prbs pattern generator using vhdl AOI gate d flip flop
|
Original |
12/99/xM verilog prbs generator prbs pattern generator using vhdl AOI gate d flip flop | |
1057
Abstract: MC-10153 MC10137 MC10141 MC10537 MCM10140 MCM10142 MCM10143 MCM10144 MCM10145
|
OCR Scan |
MC10137 MC10537 64-Bit MCM10140 MC10141 MCM10142 MCM10143 256-Bit MCM10144 1057 MC-10153 MCM10145 | |
a2240
Abstract: uA2240 A2240PC uA2240 "pin compatible" staircase timer controller uA2240 time setting A2240C circuit diagram of MOD 100 counter staircase controller digital tachometer
|
OCR Scan |
uA2240 //A2240 a2240 A2240PC uA2240 "pin compatible" staircase timer controller uA2240 time setting A2240C circuit diagram of MOD 100 counter staircase controller digital tachometer | |
Contextual Info: MV4325 W PLESSEY Semiconductors \ MV4325 PROGRAMMABLE KEYPAD PULSE DIALLER The MV4325 Keypad Pulse Dialler contains all the logic necessary to interface a 2 of 7 keypad and convert this key information to control and mute pulses simulating a tele phone rotary dial. The MV4325 has programmable access |
OCR Scan |
MV4325 MV4325 |