GS8342T36AGE Search Results
GS8342T36AGE Price and Stock
GSI Technology GS8342T36AGE-250I |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
GS8342T36AGE-250I | 2 |
|
Get Quote |
GS8342T36AGE Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: GS8342T08/09/18/36AE-333/300/250/200/167 36Mb SigmaDDR-II Burst of 2 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS8342TxxA | |
Contextual Info: Preliminary GS8342T08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 2 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, m834x36E-300T. GS8342TxxA | |
Contextual Info: GS8342T08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 2 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus • JEDEC-standard pinout and package |
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, 144Mbiver GS8342TxxA | |
Contextual Info: GS8342T08/09/18/36AE-250/200/167 36Mb SigmaDDR-II Burst of 2 SRAM • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface • Byte Write x36, x18, and x9 and Nybble Write (x8) function |
Original |
GS8342T08/09/18/36AE-250/200/167 165-Bump 165-bump, 144Mb | |
Contextual Info: GS8342T08/09/18/36AE-333/300/250/200/167 36Mb SigmaDDR-II Burst of 2 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, 165-b2TxxA GS8342TxxA | |
Contextual Info: Preliminary GS8342T08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 2 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS834x36E-300T. GS8342TxxA | |
GS8342T36AGE-200
Abstract: GS8342T36AE-300I GS8342T36AGE-250 GS8342T36AE-250
|
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS8342TxxA GS8342T36AGE-200 GS8342T36AE-300I GS8342T36AGE-250 GS8342T36AE-250 | |
GS8342T36AE-250
Abstract: GS8342T36AGE-200 GS8342T36 GS8342T36AGE
|
Original |
GS8342T08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS8342TxxA GS8342T36AE-250 GS8342T36AGE-200 GS8342T36 GS8342T36AGE |