FLIP DOT Search Results

ECL 10131

Abstract: signetics 10131 10131dc 10131N 10131F 25CC C30C62
Contextual Info: S ignetics 10131 Flip-Flop Dual D-Type Master-Slave Flip-Flop Product Specification ECL Products DESCRIPTION The 10131 is a Dual Master-Slave Flip­ Flop. Each flip-flop can be clocked sepa­ rately by holding the common Clock in the LOW state and using the Clock

AN2348

Abstract: EIA standards 763 EIA 481-C flip chip bga 0,8 mm WLCSP stencil design EIA 763 Service Manual smd rework station WLCSP chip mount WLCSP flip chip BUT12
Contextual Info: AN2348 Application note IPAD 400 µm Flip Chip: package description and recommendations for use Introduction This document provides package and usage recomendation information for 400 µm pitch Flip Chips. For information on 500 µm Flip Chips, see Application note AN1235.

EIA standards 783

Abstract: smd diode order marking code stmicroelectronics EIA 481-C bulk id EIA standards 763 EIA 763 IEC-60286-3 WLCSP flip chip WLCSP stencil design st smd diode marking code
Contextual Info: AN1235 Application note IPAD 500 µm Flip Chip: package description and recommendations for use Introduction This document provides package and usage recomendation information for 500 µm pitch Flip Chips. For information on 400 µm Flip Chips, see Application note AN2348.

74F109

Abstract: 74F50109 74F50728 74F50729 74F5074 74F74 AN220 pin compatible replacement for the 74F728
Contextual Info: Philips Semiconductors Application note Synchronizing and clock driving solutions – using the 74F50XXX family AN220 THE 74F50XXX FAMILY • 74F5074 synchronizing dual D-type flip-flop • 74F50728 synchronizing cascaded D-type flip-flop • 74F50729 synchronizing dual D-type flip-flop with edge-triggered

AS74

Abstract: marking s74
Contextual Info: Revised March 2000 DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs.

Contextual Info: High-Reliability Advanced CMOS Logic ICs CD54AC74/3A CD54ACT74/3A Dual D-type Flip-Flop with Set and Reset The RCA CD54AC74/3A and CD54ACT74/3A are dual Dtype, positive-edge-triggered flip-flops that utilize the new RCA ADVANCED CMOS LO G IC technology. These flip flops have independent DATA , SET, RESET, and CLOCK

saa 1070

Contextual Info: M M O T O R O L A Military 10586 Hex “D” Master-Slave Flip-Flop with Reset ELECTRICALLY TESTED PER: 5962-8779301 The 10586 contains six high-speed, master slave type “D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is

2sa 1303

Abstract: SMD IC ts 3202 BUX 0715
Contextual Info: M M O T O R O L A Military 10576 Hex “D” Master-Slave Flip-Flop ELECTRICALLY TESTED PER: JM 38510/06103 MP0 mini The 10576 contains six high-speed, master slave type “ D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is

LS112A

Abstract: ALS112A
Contextual Info: DOT A VG Semiconductors 112 Technical Data Dual JK Negative Edge-Triggered Flip-Flops DV74LS112A DV74ALS112A N Suffix Plastic DIP AVG -003 Case This device contains two individual J. K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock pulse goes

54ls374

Contextual Info: g > M ilita ry 54L S 374 MOTOROLA O c ta l D Flip-Flop W ith 3 -S ta te O utputs MPO ELECTRICALLY TESTED PER: MIL-M-38510/32503 The 54LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for

dv4013b

Contextual Info: AVG Semiconductors DDT T ech n ical Data Dual D-Type Flip-Flop D V4013B This device is a dual D-Type Flip-flop constructed with M O S P-Channel and N-Channel enhancement mode devices in a single monolithic structure. Each flip-flop has independent Data, Set, Reset, and Clock inputs and complementary out­

Philips DN 10-5 crt

Abstract: 74F74 74F50109 74F50728 74F50729 74F5074 N74F5074D N74F5074N
Contextual Info: INTEGRATED CIRCUITS 74F5074 Synchronizing dual D-type flip-flop/clock driver Product specification IC15 Data Handbook Philips Semiconductors 1990 Sep 14 Philips Semiconductors Product specification Synchronizing dual D-type flip-flop/clock driver FEATURES

1018sec

Contextual Info: Signetics 54F5074 Flip-Flop Synchronizing Dual D-Type Flip-Flop with Metastable Immune Characteristics Objective Specification Military Logic Products FEATURES • Metastable Immune Characteristics • Propagation delay skew and output to output skew guaranteed less

Contextual Info: INTEGRATED CIRCUITS 74F5074 Synchronizing dual D-type flip-flop/clock driver Product specification IC15 Data Handbook Philips Semiconductors 1990 Sep 14 Philips Semiconductors Product specification Synchronizing dual D-type flip-flop/clock driver FEATURES

Contextual Info: Philips Semlconductors-Slgnetlcs FAST Products Product specification Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics FEATURE • See 74F50729 for synchronizing dual D-type flip-flop with edge-triggered set and

Contextual Info: Product »pacification Philip* Semlconduetors-Signetlcs FAST Producís Synchronizing dual D-type flip-flop/clock driver FEATURES • Pin out compatible with 74F74 • Metastable immune characteristics • 74F50728 for synchronizing cascaded D-type flip-flop

Signetics

Contextual Info: MILITARY FAST PRODUCTS 54F5074 Synchronizing dual D-type flip-flop with metastable immune characteristics Product Specification April 15,1992 Signetics Philips Semiconductors PHILIPS PHILIPS Product specification Signetics Military FAST Products Synchronizing dual d-type flip-flop with

104 K1C capacitor

Abstract: 200nf capacitor EIA-RS-198 S55S LICA3T104P1FC1AA LICA3T134M1FC1AA LICA3T143P3FC4AA LICA3T183M3FC4AA LICA3T204M5FC1AA LICA3T253M1FC4AA
Contextual Info: TECHNICAL INFORMATION LICA LOW INDUCTANCE CAPACITOR ARRAY FLIP-CHIP APPLICATION NOTES by Jeff Cantlebary AVX Corporation LICA (LOW INDUCTANCE CAPACITOR ARRAY) FLIP-CHIP APPLICATION NOTES Introduction The rapid changes occurring in the semiconductor industry are requiring new

54HC

Abstract: 54LS CD54HC564 CD54HCT564 RCA CMOS LOGIC FAMILY 54LS573
Contextual Info: High-Reliability High-Speed CMOS Logic tC s _ CD54HC564/3A CD54HCT564/3A - . ._ _ Octal D-Type Flip-Flop, 3-State, Inverting The RCA CD54HC564 and CD54HCT564 are high speed Octal D-type flip-flops manufactured with silicon gate CMOS

Contextual Info: - High-Reliability High-Speed CMOS Logic ICs CD54HC273/3A CD54HCT273/3A Octal D-Type Flip-Flop w/RESET The RCA-CD54HC273 and CD54HCT273 high-speed Octal D-Type Flip-Flops w ith a direct clear input are manufactured

MC790P

Abstract: MC890P MC700P MC890
Contextual Info: % P L A S T IC M R T L M C 700P/800P series DUAL i-K FLIP-FLOPS M C790P - M C890P Two J-K flip-flops in a single package. Each flip-flop has a direct clear input tn addi­ tion to the clocked inputs. tn i l ] 3 m (5) [1J (3) 3- S 2 T - Q I - 13 (10)[3]

zckj

Contextual Info: Signarte* Document No. 053-1390 ECN No. 98904 Date of issue February 23,1990 Status Product FAST 74F50729 Flip-Flop/Clock Driver Synchronizing Dual D-Type Flip-Flop Wlth-EdgeTiiggered Set And Reset And Metastable Immune Characteristics FAST Products FEATURES

Contextual Info: SN54HCT377, SN74HCT377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS067B - NOVEMBER 1988 - REVISED JUNE 1996 Inputs Are TTL-Voltage Compatible Contain Eight Flip-Flops With Slngle-Rall Outputs Clock Enable Latched to Avoid False Clocking Applications Include:

Contextual Info: High-Reliability High-Speed CMOS Logic IC s _ CD54HC564/3A CD54HCT564/3A D-Type Flip-Flop, 3-State, Inverting Q c ta l The RCA CD54HC564 and CD54HCT564 are high speed Octal D-type flip-flops manufactured with silicon gate CMOS