intel 82350
Abstract: intel 82352 82351 eisa intel 82357 intel 82358 82359 82350DT EISA Chip Set Design Guide 2LF 1418 82350DT
Contextual Info: in te i 82358DT EISA Bus Controller • Supports 82350 and 82350DT Chip Set Based Systems — Mode Selectable for Either 82350 or 82350DT Based Systems — Mode Defaults to 82350 Based Systems ■ Socket Compatible with the 82358 EISA Bus Controller ■ Provides EISA/ISA Bus Cycle
|
OCR Scan
|
82358DT
82350DT
lntel386
Intel486â
32-bit
RST385
intel 82350
intel 82352
82351 eisa
intel 82357
intel 82358
82359
82350DT EISA Chip Set Design Guide
2LF 1418
|
PDF
|
INTEL 8209
Abstract: T16C figure t23b t17e MSR29
Contextual Info: inte! 82 09 1A A 11.0 ELECTRICAL CHARACTERISTICS 11.1 Absolute Maximum Ratings Storage Temperature .-6 5 °C to + 150°C Supply Voltage. -0 .5 V to +8.0V Voltage on Any Input.G ND-2V to 6.5V
|
OCR Scan
|
H4-t11b-»
INTEL 8209
T16C
figure t23b
t17e
MSR29
|
PDF
|
FE5000
Abstract: FE5020
Contextual Info: i S WESTERN D IG IT A L CORP H IE D FARADN *1710520 ODOblOS b • Advance Information A W estern D ig ita l Com pany FE5010 DMA and Channel Control Logic ■ ■ ■ ■ 100% Hardware Register Level and Software Compatible to the IBM* Personal System/2*
|
OCR Scan
|
FE5010
12il29
FE5000
FE5020
|
PDF
|
T23-26X2
Abstract: ST 4148
Contextual Info: POWER FACTOR CORRECTORS POWER MAGNETICS [ T23 -26X2 Series MAX. DIM : L = 96.52 mm W= 73.66 mm H = 86.36 mm Designed for use in off-line AC/-DC pre-regulators circuits for switching power converters applications. Low cores loss and high flux density. Auxiliary winding optional.
|
Original
|
-26X2
T23B17,
T23A16,
T23B16,
T23C16
T23CL6
T23011
T23-26X2
ST 4148
|
PDF
|
|
Contextual Info: V ¡e lu o m V Semiconductor, Inc. TC1275 TC1276 TC1277 3-PIN RESET MONITORS FOR 3.3V SYSTEMS FEATURES GENERAL DESCRIPTION • The TC1275, TC1276 and TC1277 are cost-effective system supervisor circuits designed to monitor VCc in digital systems and provide a reset signal to the host processor
|
OCR Scan
|
TC1275
TC1276
TC1277
TC1275,
TC1276
TC1277
100msec
TC1275
|
PDF
|
A6321
Abstract: 82443BX A6319-01 a6320 AGP-66 A6317-01 T2D 17 67 MAB 311 273218-001
Contextual Info: 82443BX Host Bridge/Controller Electrical and Thermal Specification Timing Specification Datasheet Addendum Product Features • ■ ■ Processor/host bus support —Optimized for Pentium II processor at 100 MHz system bus frequency; Support for 66 MHz
|
Original
|
82443BX
--64-bit
A6319-01
A6320-01
A6321-01
A6322-01
A6323-01
A6321
A6319-01
a6320
AGP-66
A6317-01
T2D 17 67
MAB 311
273218-001
|
PDF
|
440BX
Abstract: Diode T3D 57 t26b t2d t3d T3D 53 diode T3D 62 82443BX t2d 68 T13A T14A
Contextual Info: 82443BX Host Bridge/Controller Electrical and Thermal Specification Timing Specification Datasheet Addendum Product Features • ■ ■ Processor/host bus support —Optimized for Pentium II processor at 100 MHz system bus frequency; Support for 66 MHz
|
Original
|
82443BX
--64-bit
A6319-01
A6320-01
A6321-01
A6322-01
A6323-01
440BX
Diode T3D 57
t26b
t2d t3d
T3D 53 diode
T3D 62
t2d 68
T13A
T14A
|
PDF
|
a6321
Abstract: MAB 311
Contextual Info: 82443BX Host Bridge/Controller Electrical and Thermal Specification Timing Specification Datasheet Addendum Product Features • ■ ■ Processor/host bus support —Optimized for Pentium II processor at 100 MHz system bus frequency; Support for 66 MHz
|
Original
|
82443BX
--64-bit
A6319-01
A6320-01
A6321-01
A6322-01
A6323-01
a6321
MAB 311
|
PDF
|
t44a
Abstract: 82358 29022 A 2232 intel localbus 386 386TM A82385 SES N 2405 386sx
Contextual Info: 82385SX HIGH P E R F O R M A N C E C A C H E C O N T R O L L E R Im proves 386 sx System Perform ance — Reduces Average CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted M em ory W rites — A llow s O ther M asters to Access the
|
OCR Scan
|
82385SX
386TM
Intel386TM
SA1-SA23
t44a
82358
29022
A 2232
intel localbus 386
A82385
SES N 2405
386sx
|
PDF
|
300GP
Abstract: cyrix M 2 Processor CYRIX CORPORATION book national semiconductor ssd55 Cyrix 486
Contextual Info: &\UL[ 0, '$7$%22. February 26, 1999 Updates for this manual can be obtained from Cyrix Web site: www.cyrix.com. 1998 Copyright Cyrix Corporation. All rights reserved. Printed in the United States of America Trademark Acknowledgments: Cyrix is a registered trademark of Cyrix Corporation.
|
Original
|
6x86MX,
300GP
cyrix M 2 Processor
CYRIX CORPORATION
book national semiconductor
ssd55
Cyrix 486
|
PDF
|
386SX
Abstract: 82385SX t23b 82358 82385 t44a 387SX SA9C a82385 intel 386 SX LP
Contextual Info: in te i 82385SX HIGH PERFORMANCE CACHE CONTROLLER Im proves 386 SX System Perform ance — Reduces A verage CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted Mem ory W rites — Allows O ther Masters to Access the
|
OCR Scan
|
82385SX
Intel386â
Non-Cacheable85SX
SA1-SA23
386SX
t23b
82358
82385
t44a
387SX
SA9C
a82385
intel 386 SX LP
|
PDF
|
cyrix 486
Abstract: ibm 6X86 8086 opcode of mov ax,bx CHIPset for 80286
Contextual Info: IBM 6X86MX Microprocessor Databook Introduction NOTICE TO CUSTOMERS: Some of the information contained in this document was obtained through a third party and IBM has not conducted independent tests of all product characteristics contained herein. The product described in this document is sold under IBM’s standard warranty.
|
Original
|
6X86MXTM
6x86MX
cyrix 486
ibm 6X86
8086 opcode of mov ax,bx
CHIPset for 80286
|
PDF
|
82430LX
Abstract: 82433NX T23B 50t34 SD1618 82434NX 82433LX Intel 82430 SD3055 t2d 76 diode value
Contextual Info: 82433LX 82433NX LOCAL BUS ACCELERATOR LBX Y Supports the Full 64-bit Pentium Processor Data Bus at Frequencies up to 66 MHz (82433LX and 82433NX) Y Dual-Port Architecture Allows Concurrent Operations on the Host and PCI Buses Y Drives 3 3V Signal Levels on the CPU
|
Original
|
82433LX
82433NX
64-bit
82433NX)
32-Bit
82433NX
82430LX
T23B
50t34
SD1618
82434NX
Intel 82430
SD3055
t2d 76 diode value
|
PDF
|
82385
Abstract: a82385 intel 82385 82380 INTEGRATED SYSTEM PERIPHERAL 386DX T44A 82380 386DXsystem INTEL 386DX PQFP dimension intel
Contextual Info: in tei 82385 HIGH PERFORMANCE 32-BIT CACHE CONTROLLER Im proves 386 DX System Perform ance — Reduces A verage CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted M em ory Writes — Allows O ther Masters to Access the
|
OCR Scan
|
32-BIT
387tm
SA2-SA31
82385
a82385
intel 82385
82380 INTEGRATED SYSTEM PERIPHERAL
386DX
T44A
82380
386DXsystem
INTEL 386DX
PQFP dimension intel
|
PDF
|
|
|
A82385
Contextual Info: 82385 HIGH PERFORMANCE 32-BIT CACHE CONTROLLER • Improves 386 DX System Performance — Reduces Average CPU Wait States to Nearly Zero — Zero Wait State Read Hit — Zero Wait State Posted Memory Writes — Allows Other Masters to Access the System Bus More Readily
|
OCR Scan
|
32-BIT
A82385
|
PDF
|
UT1553
Abstract: Mil-STD-1773 RTMP-10
Contextual Info: UT1553 Remote Terminal Multi-Protocol FEATURES INTRODUCTION p Complete MIL-STD-1553 Remote Terminal Interface p Mode selectable to comply with either MIL-STD- The UT1553 RTMP figures 1 and 4 is a monolithic, CMOS, VLSI integrated circuit that meets all requirements
|
Original
|
UT1553
MIL-STD-1553
MIL-STD1553A
MIL-STD-1553B
MIL-STD-1553A
RTMP-40
Mil-STD-1773
RTMP-10
|
PDF
|
|
Contextual Info: V LeJ£°Hk TC1273 TC1274 3-PIN RESET MONITORS FOR 5V SYSTEMS GENERAL DESCRIPTION FEATURES Precision Vcc Monitor for 5.0V Systems System Supplies 100 msec Guaranteed Minimum RESET, RESET Output Duration Output Guaranteed to Vcc = 1-2V Vcc Transient Immunity
|
OCR Scan
|
TC1273
TC1274
OT-23B
TC1272,
TC1273
TC1274
D-82152
|
PDF
|
MIL-STD-1773
Abstract: ST26A T23B t23j t22i 1553B UT1553 st23b D1083
Contextual Info: UT1553 Remote Terminal Multi-Protocol F EATURES INTRODUCTION p Complete MIL-STD-1553 Remote Terminal Interface p Mode selectable to comply with either MIL-STD- The UT1553 RTMP figures 1 and 4 is a monolithic, CMOS, VLSI integrated circuit that meets all requirements
|
Original
|
UT1553
MIL-STD-1553
MIL-STD-1553A
MIL-STD-1553B
Mil-STD-1773
RTMP-40
ST26A
T23B
t23j
t22i
1553B
st23b
D1083
|
PDF
|
82335
Abstract: intel 82230
Contextual Info: in te i 82335 SX HIGH-INTEGRATION INTERFACE DEVICE FOR 386 SX MICROPROCESSOR BASED PC-AT SYSTEMS • Operates with the 8 2 2 3 0 and 8 2 2 3 1 to Provide 1 0 0 % IBM ATtm Compatibility ■ ■ Optimized for 16 MHz and 2 0 MHz SX Microprocessor Based PC-AT
|
OCR Scan
|
386TM
82335
intel 82230
|
PDF
|
t41b mos
Abstract: hst 1025 pinout BNC -rj45 "aui transformers" HYUNDAI car BNC TO RJ45 WIRING diagram t187 82595TX convertor T175 M-TRON HC49
Contextual Info: 82595TX ISA PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER Y Y Optimal Integration for Lowest Cost Solution Glueless 8-Bit 16-Bit ISA PCMCIA 2 0 Bus Interface Provides Fully 802 3 Compliant AUI and TPE Serial Interface Local DRAM Support up to 64 Kbytes FLASH EPROM Boot Support up to
|
Original
|
82595TX
16-Bit
32-Bit
82595TX
LAN595TX
t41b mos
hst 1025
pinout BNC -rj45
"aui transformers"
HYUNDAI car
BNC TO RJ45 WIRING diagram
t187
convertor T175
M-TRON HC49
|
PDF
|
T23-26X1
Abstract: 8849 ST ST 4148 paper phenolic PCB
Contextual Info: POWER FACTOR CORRECTORS POWER MAGNETICS [ T23 -26X1 Series MAX. DIM : L = 72.64 mm W= 68.58 mm H = 71.12 mm Designed for use in off-line AC/-DC pre-regulators circuits for switching power converters applications. Low cores loss and high flux density. Auxiliary winding optional.
|
Original
|
-26X1
T23031
T23004
T23005
T23A15/B15
T23040/41
T23039
T23C15
T23012
T23013
T23-26X1
8849 ST
ST 4148
paper phenolic PCB
|
PDF
|
T46A
Abstract: hst 1025 t187 t41b mos 82595TX P996 SA10 SA11 SA14 SA15
Contextual Info: 82595TX ISA PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER Y Y Optimal Integration for Lowest Cost Solution Glueless 8-Bit 16-Bit ISA PCMCIA 2 0 Bus Interface Provides Fully 802 3 Compliant AUI and TPE Serial Interface Local DRAM Support up to 64 Kbytes FLASH EPROM Boot Support up to
|
Original
|
82595TX
16-Bit
32-Bit
82595TX
LAN595TX
T46A
hst 1025
t187
t41b mos
P996
SA10
SA11
SA14
SA15
|
PDF
|
CONDITIONS31
Abstract: B1274 1553B UT1553 what about 1553 bus
Contextual Info: UT1553 Remote Terminal Multi-Protocol FEATURES INTRODUCTION ❐ Complete VLSI MIL-STD-1553 Remote Terminal The UT1553 RTMP figures 1 and 4 is a monolithic, CMOS, VLSI integrated circuit that meets all requirements for a dual-redundant MIL-STD-1553 Remote Terminal
|
Original
|
UT1553
MIL-STD-1553
MILSTD-1553A
MIL-STD-1553B
MIL-M-38510.
36-Lead
Packaging-10
CONDITIONS31
B1274
1553B
what about 1553 bus
|
PDF
|
UT1553B
Abstract: 1553b rti CHA Series mil-std-1553b SPECIFICATION 1553B UT1553 RTMP rta2
Contextual Info: UT1553 Remote Terminal Multi-Protocol FEATURES INTRODUCTION ❐ Complete VLSI MIL-STD-1553 Remote Terminal The UT1553 RTMP figures 1 and 4 is a monolithic, CMOS, VLSI integrated circuit that meets all requirements for a dual-redundant MIL-STD-1553 Remote Terminal
|
Original
|
UT1553
MIL-STD-1553
MILSTD-1553A
MIL-STD-1553B
84pin
UT1553B
1553b rti
CHA Series
mil-std-1553b SPECIFICATION
1553B
RTMP
rta2
|
PDF
|