|
Contextual Info: PRELIMINARY MX10E8050IQC FEATURES - 80C51 CPU core - 3.0 ~ 3.6V voltage range - On-chip Flash program memory with in-system programming ISP - Operating frequency up to 40MHz - 64K bytes Flash memory for code memory - 1280 bytes internal data RAM - Low power consumption
|
Original
|
mx10e8050iqc80c5140mhz16-bit+2pm0859plcc44
|
PDF
|
MX10E8050IQC
Abstract: MX10E8050IUC dsca 125 MX10E8050IPC byx 21
Contextual Info: PRELIMINARY MX10E8050I FEATURES - 80C51 CPU core - 3.0 ~ 3.6V voltage range - On-chip Flash program memory with in-system programming ISP - Operating frequency up to 40MHz - 64K bytes Flash memory for code memory - 1280 bytes internal data RAM - Low power consumption
|
Original
|
mx10e8050i80c5140mhz16-bit+8400kb/smx10e8050ipc40pinmx10e8050iqc44pinmx10e8050iucdsca 125byx 21
|
PDF
|
|
Contextual Info: PRELIMINARY MX10E8050I Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 40 Pin PDIP x6 x 12 UART MX10E8050IUC P/N:PM0887 YES 44 Pin PLCC 44 Pin LQFP Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.5, JUL. 29, 2004
|
Original
|
mx10e8050imx10e8050ipcmx10e8050iqcmx10e8050iuc+4pm088780c5140mhz20mhz
|
PDF
|
d2f3
Abstract: EG20T delta dps 298 cp 2A DSCA 114 communication board B43200 MSI 7680 Ver 5.1 Intel ATX smps circuit diagram Intel Atom E6xx SMPS 666 VER 2.3
Contextual Info: Intel Platform Controller Hub EG20T Datasheet January 2011 Order Number: 324211-003US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS
|
Original
|
eg20t324211-003useg20t--balloutd2f3+7delta dps 298 cp 2adsca 114 communication boardb43200msi 7680 ver 5.1intel atx smps circuit diagramintel atom e6xxsmps 666 ver 2.3
|
PDF
|
EG20T
Abstract: delta dps 240 Fb Intel ATX smps circuit diagram Atom E6xx SMPS 666 VER 2.3
Contextual Info: Intel Platform Controller Hub EG20T Datasheet August 2011 Order Number: 324211-007US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS
|
Original
|
eg20t324211-007useg20t--balloutdelta dps 240 fb+3intel atx smps circuit diagramatom e6xxsmps 666 ver 2.3
|
PDF
|
|
Contextual Info: Intel Platform Controller Hub EG20T Datasheet July 2012 Order Number: 324211-009US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
|
Original
|
eg20t324211-009us |
PDF
|
MX10E8050IQC
Abstract: MX10E8050I MX10E8050IA MX10E8050IAQC MX10E8050IPC MX10E8050IUC MX10E8050X mx10e8050iaq MX10E
Contextual Info: PRELIMINARY MX10E8050I MX10E8050X MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 40 Pin PDIP x 12 YES YES 44 Pin PLCC MX10E8050IUC 44 Pin LQFP MX10E8050XPC 40 Pin PDIP MX10E8050XQC x 6 NO NO MX10E8050XUC
|
Original
|
mx10e8050imx10e8050xmx10e8050iamx10e8050ipc+8mx10e8050iqcmx10e8050iucmx10e8050xpcmx10e8050xqcmx10e8050xucmx10e8050iaqcmx10e8050iaqmx10e
|
PDF
|
CS82TPCF
Abstract: sdhc sam d2f3 EG20T delta dps 298 cp 2A Intel Atom E6xx Intel ATX smps circuit diagram V1525 USB33 TRF 630
Contextual Info: Intel Platform Controller Hub EG20T Datasheet August 2011 Order Number: 324211-007US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS
|
Original
|
eg20t324211-007usi7-2630qm/i7-2635qmi7-2670qm/i7-2675qm+13i5-2430m/i5-2435mi5-2410m/i5-2415mcom/products/52501/intel-eg20t-pch11-nov-2011cs82tpcfsdhc samd2f3delta dps 298 cp 2aintel atom e6xxintel atx smps circuit diagramv1525usb33trf 630
|
PDF
|
|
Contextual Info: PRELIMINARY MX10E8050I MX10E8050X MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 40 Pin PDIP x 12 UART YES 44 Pin PLCC MX10E8050IUC 44 Pin LQFP MX10E8050XPC 40 Pin PDIP MX10E8050XQC x 6 NO NO MX10E8050XUC
|
Original
|
mx10e8050imx10e8050xmx10e8050iamx10e8050ipc+6mx10e8050iqcmx10e8050iucmx10e8050xpcmx10e8050xqcmx10e8050xucmx10e8050iaqc
|
PDF
|
MX10E8050IQCG
Abstract: MX10E8050IQC
Contextual Info: MX10E8050I / MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC MX10E8050IUC 44 Pin PDIP 6 UART YES MX10E8050IPCG 44 Pin PLCC 44 Pin LQFP MX10E8050IQCG MX10E8050IUCG MX10E8050IAQC 6 I2C YES 44 Pin PLCC
|
Original
|
mx10e8050imx10e8050iamx10e8050ipcmx10e8050iqc+6mx10e8050iucmx10e8050ipcgmx10e8050iqcgmx10e8050iucgmx10e8050iaqcmx10e8050iaqcg
|
PDF
|
|
Contextual Info: PRELIMINARY MX10E8050I MX10E8050X MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 40 Pin PDIP x 12 UART YES 44 Pin PLCC MX10E8050IUC 44 Pin LQFP MX10E8050XPC 40 Pin PDIP MX10E8050XQC x 6 NO NO MX10E8050XUC
|
Original
|
mx10e8050imx10e8050xmx10e8050iamx10e8050ipc+6mx10e8050iqcmx10e8050iucmx10e8050xpcmx10e8050xqcmx10e8050xucmx10e8050iaqc
|
PDF
|
|
Contextual Info: PRELIMINARY MX10E8050I MX10E8050IA Major Difference Feature Product Default Clock mode ISP IAP MX10E8050IPC 44 Pin PDIP MX10E8050IQC x6 MX10E8050IUC x 12 MX10E8050IAQC x 12 P/N:PM0887 Package UART YES 44 Pin PLCC 44 Pin LQFP I2C YES 44 Pin PLCC Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.6, DEC. 21, 2004
|
Original
|
mx10e8050imx10e8050iamx10e8050ipcmx10e8050iqc+4mx10e8050iucmx10e8050iaqcpm088780c51
|
PDF
|
|
Contextual Info: PRELIMINARY MX10E8050I MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 40 Pin PDIP x6 x 12 UART YES MX10E8050IUC MX10E8050IAQC P/N:PM0887 44 Pin PLCC 44 Pin LQFP x 12 I 2C YES 44 Pin PLCC Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.6, DEC. 03, 2004
|
Original
|
mx10e8050imx10e8050iamx10e8050ipcmx10e8050iqc+4mx10e8050iucmx10e8050iaqcpm088780c51
|
PDF
|
MX10E8050IQC
Abstract: MX10E8050IUC Kawasaki TCON 15 80C51 MX10E8050I MX10E8050IA MX10E8050IAQC MX10E8050IPC PLCC44
Contextual Info: PRELIMINARY MX10E8050I / MX10E8050IA Major Difference Feature Product Default ISP IAP Package Clock mode MX10E8050IPC MX10E8050IQC 44 Pin PDIP 6 UART YES MX10E8050IUC MX10E8050IAQC P/N:PM0887 44 Pin PLCC 44 Pin LQFP 6 I2C YES 44 Pin PLCC Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.6, MAR. 28, 2005
|
Original
|
mx10e8050imx10e8050iamx10e8050ipcmx10e8050iqc+6mx10e8050iucmx10e8050iaqcpm088780c51kawasaki tcon 15plcc44
|
PDF
|
|
|
Z8594
Abstract: UPC 1035 Z8593 tda 1053 pin 151-237 os43c UPC1053
Contextual Info: S G S - T H O M S O N 07C D | 7 c]ai237 O O m M T O G | T 5’2~ 3 3 - ' 0 £ Universal 7929225 s g s semiconductor corp r*i Peripheral ' Is *8590u pc , 1 Ü A n S m llA i* pL ' • -.l " * >; ” L* : a Features • Complete slave microcomputer, for distributed processing use.
|
OCR Scan
|
ai237z8590z8590az8s91+11z8591az8s92z8592aq1z8593z8593az8594upc 1035tda 1053 pin151-237os43cupc1053
|
PDF
|
AD14
Abstract: CPU08 HC08 M68HC08 MC68HC708XL36 TSC44
Contextual Info: DMA08RM/AD Rev. 1.0 HC 8 DMA08 DIRECT MEMORY ACCESS REFERENCE MANUAL R E Q U I R E D N O N - D I S C L O S U R E Direct Memory Access Reference Manual A G R E E M E N T DMA08 Motorola, Inc., 1996; All Rights Reserved R E Q U I R E D A G R E E M E N T N O N - D I S C L O S U R E
|
Original
|
dma08rm/addma08ad14cpu08+4hc08m68hc08mc68hc708xl36tsc44
|
PDF
|
|
Contextual Info: Sre-Realizer USmGUIDE Release 2.1 MARCH 1997 C opyright 1996 Actum Solutions, H eerhugow aard, The N etherlands. All rights reserved. Actum S olutions is a registered trad em a rk S T 6-R ealizer® is a registered trad em a rk of Actum Solutions. M S-D O S and M S -W IN D O W S are registered trad em a rk of M icrosoft Corp.
|
OCR Scan
|
|
PDF
|
EDGE22
Abstract: 8x8 DOT MATRIX LED DISPLAY DRIVER ST10 ST20 ST62 ST6200 stG245 W351 stG210 BT 342 project
Contextual Info: Sre-Realizer USB? G U ID E Release 2.1 MARCH 1997 C opyright 1996 Actum Solutions, H eerhugow aard, The N etherlands. All rights reserved. Actum S olutions is a registered trad em a rk S T 6-R ealizer® is a registered trad em a rk of Actum Solutions.
|
OCR Scan
|
edge228x8 dot matrix led display driverst10st20+6st62st6200stg245w351stg210bt 342 project
|
PDF
|
tod 5261 br
Abstract: TOD 5261 BG ram 2114 RBS 6000 pin assignment serial cable MPC850 MPC860 PA15 dsc 5d-9 PSB 21473 F MF 72 5D9
Contextual Info: MPC850UM/D 10/98 REV. 0 MPC850 Integrated Communications Microprocessor UserÕs Manual Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.
|
Original
|
mpc850um/dmpc85032-bitmpcfpe32b/ad+9tod 5261 brtod 5261 bgram 2114rbs 6000 pin assignment serial cablempc860pa15dsc 5d-9psb 21473 fmf 72 5d9
|
PDF
|
TOD 5261 Br
Abstract: el16-21 MPC850 MPC860 PA15 FUNC ENCODER 1545 Motorola part II npa9 RAM 2114 A430
Contextual Info: 07/98 REV. 0.4 SE PRE-RELEASE OF REVISION 0 PR E- R EL EA MPC850 Integrated Communications Microprocessor UserÕs Manual SE EA EL R E- PR This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without
|
Original
|
mpc85032-bitmpcfpe32b/adtod 5261 br+8el16-21mpc860pa15func encoder 1545motorola part iinpa9ram 2114a430
|
PDF
|
MPCPRGREF/D
Abstract: relay cross reference philips 8051 microcontroller stp 1016 MPC850UM MPC850 MPC850DE MPC850DSL MPC860 MCP850
Contextual Info: MPC850 Family User’s Manual Integrated Communications Microprocessor Supports MPC850 MPC850DE MPC850SR MPC850DSL MPC850UM/D Rev. 1, 1/2001 DigitalDNA, PowerQUICC, and PowerQUICC II are trademarks of Motorola, Inc. The PowerPC name, the PowerPC logotype, and PowerPC 603e are trademarks of International Business Machines Corporation
|
Original
|
mpc850mpc850dempc850srmpc850dsl+8mpc850um/dmpcprgref/drelay cross referencephilips 8051 microcontrollerstp 1016mpc850ummpc860mcp850
|
PDF
|
RC32300
Abstract: c3233 ATMEL Packaging and labeling guideline MIPS r3000 RC32300 datasheet IDT RC32334 Users Manual jm 60 ac
Contextual Info: ! " November 2000 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674
|
Original
|
rc32300c3233atmel packaging and labeling guidelinemips r3000+3rc32300 datasheetidt rc32334 users manualjm 60 ac
|
PDF
|
TOD 5261 Br
Abstract: A17-A31 relay cross reference 4017 counter FIND xo 405 mf D9K2 intel 8051 INSTRUCTION SET MPC850 user manual A9M15 MPC850DE
Contextual Info: Freescale Semiconductor Freescale Semiconductor MPC850 Family User’s Manual Integrated Communications Microprocessor Supports MPC850 MPC850DE MPC850SR MPC850DSL MPC850UM/D Rev. 1, 1/2001 Freescale Semiconductor, Inc., 2004. All rights reserved. How to Reach Us:
|
Original
|
mpc850mpc850dempc850srmpc850dsl+11mpc850um/dch370tod 5261 bra17-a31relay cross reference4017 counterfind xo 405 mfd9k2intel 8051 instruction setmpc850 user manuala9m15
|
PDF
|
RC32300
Abstract: SPECIAL2 SDBBP IDT RC32334 Users Manual 79rc32334 IDT79RC32334
Contextual Info: IDT79RC32334 and IDT79RC32332 Integrated Communications Processors Y Revision RISCore 32300 Family User Reference Manual June 2002 2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 330-1748
|
Original
|
idt79rc32334idt79rc3233279rc32334/332rc32300+3special2 sdbbpidt rc32334 users manual79rc32334
|
PDF
|