DM74S04N
Abstract: DM74S04 DM54S04J DM54S04W DM74S04M J14A M14A N14A W14B
Contextual Info: DM74S04 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Connection Diagram Dual-In-Line Package DS006442-1 Order Number DM54S04J, DM54S04W, DM74S04M or DM74S04N See Package Number J14A, M14A, N14A or W14B
|
Original
|
dm74s04ds006442-1dm54s04jdm54s04w+9dm74s04mdm74s04nds006442dm54sdm74sj14am14an14aw14b
|
PDF
|
DM74S04N
Abstract: DM54S04J DM54S04W DM74S04 DM74S04M J14A M14A N14A W14B
Contextual Info: E M IC D N D U C T O R t DM74S04 Hex Inverting Gates General Description This device contains six independent gates each o f which perform s the logic IN VER T function. Connection Diagram Dual-ln-Line Package Order Number DM54S04J, DM54S04W, DM74S04M or DM74S04N
|
OCR Scan
|
dm74s04dm54s04jdm54s04wdm74s04m+6dm74s04nds006442j14am14an14aw14b
|
PDF
|
DM74S04
Abstract: DM74S04M DM74S04N M14A MS-001 N14A
Contextual Info: Revised April 2000 DM74S04 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Ordering Code: Order Number Package Number Package Description DM74S04M M14A 14-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-120, 0.150 Narrow
|
Original
|
dm74s04dm74s04m14-leadms-120+5dm74s04nms-001ds006442m14an14a
|
PDF
|
ic203
Contextual Info: S E M IC O N D U C T O R tm DM74S04 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Connection Diagram Dual-ln-Line Package |l4 1? 1.1 11 in -0 ^ 2 « -C>°- -D>°- 1 n 3
|
OCR Scan
|
dm74s04dm54s04jdm54s04wdm74s04m+3dm74s04nds006442ic203
|
PDF
|