82371SB
Abstract: 430fx 430-FX
Contextual Info: 82371FB PIIX AND 82371 SB (PIIX3) PCI ISA IDE XCELERATOR Bridge Between the PCI Bus and ISA Bus • Enhanced DMA Functions — Two 8237 DMA Controllers — Fast Type F DMA — Compatible DMA Transfers — 7 Independently Programmable Channels ■ X-Bus Peripheral Support
|
OCR Scan
|
82371fb82371sb430fx430-fx |
PDF
|
Intel 8237A
Abstract: intel 8237A DMA Controller 231369 8237A-5
Contextual Info: Intel 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A-5 • Enable/Disable Control of Individual DMA Requests ■ Four Independent DMA Channels ■ Independent Autoinitialization of All Channels ■ Memory-to-Memory Transfers ■ Memory Block Initialization
|
OCR Scan
|
237a-540-leaddne02intel 8237a+3intel 8237a dma controller2313698237a-5
|
PDF
|
intel 8237A DMA Controller
Abstract: 231369 8237A-5 8237A transfer modes order 231369
Contextual Info: inU. 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A-5 • ■ ■ ■ ■ ■ ■ ■ Enable/Disable Control of Individual DMA Requests Four Independent DMA Channels Independent Autoinitialization of All Channels Memory-to-Memory Transfers Memory Block Initialization
|
OCR Scan
|
237a-540-leadintel 8237a dma controller231369+38237a-58237a transfer modesorder 231369
|
PDF
|
DRE01
Abstract: 8237A-5 intel 8237A DMA Controller
Contextual Info: intJ 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A-5 • Enable/Disable Control of Individual DMA Requests ■ Directly Expandable to Any Number of Channels ■ Four Independent DMA Channels ■ End of Process Input for Terminating Transfers ■ Independent Autoinitialization of All
|
OCR Scan
|
237a-540-leaddre018237a-5+1intel 8237a dma controller
|
PDF
|
AP 67
Abstract: 8237 interface with 8086 Peripheral block diagram 8237A
Contextual Info: intei 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A, 8237A-4, 8237A-5 • Enable/Disable Control of Individual DMA Requests ■ Directly Expandable to Any Number of Channels ■ Four Independent DMA Channels ■ End of Process Input for Terminating
|
OCR Scan
|
237a-4237a-540-leadap 67+28237 interface with 8086 peripheral block diagram8237a
|
PDF
|
PicoPower
Abstract: N82077 DS1287 8038 ic pin diagram for fm DP8477 IRDA2 PC87570 MC146818 PC87550 ETS-910
Contextual Info: N ADVANCE INFORMATION January 1997 PC87560 — PCI System I/O 1.0 General Description • Legacy 8237 DMA Controller - Seven 8237 compatible channels supported - Distributed DMA Master and Slave modes - 2 Double-Word Buffers for PCI Bus transfers - DMA Channel routing for Plug and Play
|
Original
|
pc87560dp8477n820770000h+8picopowerds12878038 ic pin diagram for fmirda2pc87570mc146818pc87550ets-910
|
PDF
|
231466
Abstract: AP 67 interfacing of 8237 with 8085 interfacing of 8237 with 8086 8237 interface with 8086 Peripheral block diagram 8284A clock generator driver 8086 8237A-5 8237A transfer modes TCYb100 8085 microprocessor
Contextual Info: 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A-5 Y Enable Disable Control of Individual DMA Requests Y Directly Expandable to Any Number of Channels Y Four Independent DMA Channels Y Y Independent Autoinitialization of All Channels End of Process Input for Terminating
|
Original
|
237a-540-lead237a-4231466+9ap 67interfacing of 8237 with 8085interfacing of 8237 with 80868237 interface with 8086 peripheral block diagram8284a clock generator driver 80868237a-58237a transfer modestcyb1008085 microprocessor
|
PDF
|
Intel 8237 dma controller block diagram
Abstract: C8237 3S50-5 Intel 8237 16 bit register in verilog BIT20
Contextual Info: Four, independent DMA channels Enable/Disable control of individual DMA requests C8237 Independent auto-initialization of all channels Programmable DMA Controller Xilinx Core Memory-to-Memory transfers Memory block initialization Address increment of decrement
|
Original
|
c8237intel 8237 dma controller block diagram3s50-5intel 8237+216 bit register in verilogbit20
|
PDF
|
C8237
Abstract: Block Diagram of 8237
Contextual Info: Enable/Disable control of individual DMA requests Four, independent DMA channels C8237 Independent auto-initialization of all channels Programmable DMA Controller Altera Core Memory-to-Memory transfers Memory block initialization Address increment of decrement
|
Original
|
c8237ep2s60-3block diagram of 8237 |
PDF
|
Intel 8237
Abstract: Intel 8237 dma controller block diagram Block Diagram of 8237 8237 DMA Controller interfacing of 8237 with 8085 intel for 8237 8282 ADDRESS LATCH Intel 8237 Direct Memory Access Controller 8237 dma controller notes 8237
Contextual Info: in t e i 8237/8237-2 HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER • Enable/Disable Control of Individual DMA Requests ■ High Performance: Transfers up to 1.6M Bytes/Second with 5 MHz 8237-2 ■ Four Independent DMA Channels ■ Directly Expandable to any Number of
|
OCR Scan
|
afn-00789bafn-007b9bintel 8237intel 8237 dma controller block diagram+8block diagram of 82378237 dma controllerinterfacing of 8237 with 8085intel for 82378282 address latchintel 8237 direct memory access controller8237 dma controller notes8237
|
PDF
|
i8237A
Abstract: Pin Details of bus controller IC 8282 S237A D8237A
Contextual Info: in t e i 8237A/8237A-4/8237A-5 HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER Enable/Disable Control of Individual DMA Requests • High performance: Transfers up to 1.6M Bytes/Second w ith 5 M Hz 8237A-5 Four Independent DMA Channels ■ Directly Expandable to any Number of
|
OCR Scan
|
237a/8237a-4/8237a-5237a-5i8237apin details of bus controller ic 8282+2s237ad8237a
|
PDF
|
Intel 8237A
Abstract: interfacing of 8237 with 8086 DMA interface 8237 WITH 8088 8237 interface with 8086 Peripheral block diagram intel 8282 latch interfacing of 8237 with 8085 AP-67 8086 Intel 8237 8085AH 8085AH-2
Contextual Info: in te i 8237A HIGH PERFORMANCE PROGRAMMABLE DMA CONTROLLER 8237A, 8237A-4, 8237A-5 Enable/D isable Control of Individual DMA Requests Directly Expandable to Any Num ber of Channels Four Independent DMA Channels End o f Process Input fo r Term inating Transfers
|
OCR Scan
|
237a-4237a-540-leadintel 8237a+9interfacing of 8237 with 8086dma interface 8237 with 80888237 interface with 8086 peripheral block diagramintel 8282 latchinterfacing of 8237 with 8085ap-67 8086intel 82378085ah8085ah-2
|
PDF
|
T164
Abstract: T154 82371AB DD15
Contextual Info: 82371AB PCI ISA IDE Xcelerator PIIX4 29.0 Ultra DMA/33 Timing Diagrams Figure 81. Ultra DMA/33 Drive Initiating a DMA Burst for a Read Command DMARQ (drive) t164 DMACK# (host) t162 STOP (host) t162 DMARDY# (host) STROBE (drive) t164 DD[15:0] DA[2:0], CS[1:0]
|
Original
|
82371abdma/33t164t154+1dd15
|
PDF
|
VL82C37A-08PC
Abstract: VL82C37A DR 6236 Pin Details of bus controller IC 8282 vl82c3
Contextual Info: V L S I T e c h n o lo g y , in c . VL82C37A CMOS DIRECT MEMORY ACCESS DMA CONTROLLER FEATURES DESCRIPTION • Low-power CMOS version of popular 8237A DMA controller The VL82C37A Direct Memory Access (DMA) Controller serves as a peripheral interface circuit for microprocessor
|
OCR Scan
|
vl82c37avl82c37a-08vl82c37a-08pcdr 6236+2pin details of bus controller ic 8282vl82c3
|
PDF
|
|
|
intel 8237A DMA Controller
Abstract: 000D 008B 0X0083
Contextual Info: Application Note 029 Programming DMA on PC/XT/AT Computers T. Hayles and D. Potter Introduction Direct Memory Access DMA is a useful and powerful mechanism for transferring data in data acquisition and control applications. A personal computer equipped with a DMA controller can
|
Original
|
16-bitintel 8237a dma controller000d008b+10x0083
|
PDF
|
74HC612
Abstract: Intel 8237 dma controller block diagram 74LS612 82c37 DMA compatible 8237 DMA Controller 74ls61 ibm pc board ls590 82c37 Intel 8237
Contextual Info: U iV f C UM 82C286 P C/A T Compatible Chip S et Features Page register compatible with 74LS612 16M bytes DMA address space DMA clock 1/2 frequency of system C L K 84-pin PLCC CMOS technology • 100% hardware and software compatible with the IBM PC /AT . • 7 DMA channels compatible with Intel's 8237
|
OCR Scan
|
um82c28674ls61284-pin82c37+982c5974hc612intel 8237 dma controller block diagram82c37 dma compatible8237 dma controller74ls61ibm pc boardls590intel 8237
|
PDF
|
|
Contextual Info: SAB 82C37A-5/82C37A-8 High-Performance CMOS Programmable DMA Controller '« f t SAB 82C37A-5 5 MHz SAB 82C37A-8 8 MHz • Four independent DMA channels • D irectly expandable to any num ber of channels • Enable/disable control of individual DMA requests
|
OCR Scan
|
82c37a-5/82c37a-882c37a-582c37a-8517a/8+382c37a82c37a-5-p82c37a-8-p
|
PDF
|
FE3031
Abstract: 8254 TIMER timer 8254 circuit FE3001 FE3010C FE300 80286 interrupt table intel 8259 interrupt controller command word of 8259
Contextual Info: FE3010C INTRO DUCTIO N 1.0 INTRODUCTION 1.1 DESCRIPTION 8259 interrupt controllers in cascade mode. Addi tional features include 15 interrupt channels, 3 timer channels, 7 DMA channels, DMA page registers, 8 MHz DMA, and TTL compatibility. As part of the Western Digital FE3600B and
|
OCR Scan
|
fe3010cfe3600bfe3600c80386sx+10fe3001fe3021fe303180386sx-based8254 timertimer 8254 circuitfe30080286 interrupt tableintel 8259 interrupt controllercommand word of 8259
|
PDF
|
80C88
Abstract: CA82C37A MD500 S21-S22
Contextual Info: CA82C37A CRL PROGRAMMABLE DMA CONTROLLER Pin and functional compatibility with the industry standard 8237/8237A The CA82C37A is a high performance, programmable Direct Memory Access DMA controller offering pin-forpin functional compatibility with the industry standard
|
OCR Scan
|
ca82c37a8237/8237a80c88md500+1s21-s22
|
PDF
|
|
Contextual Info: CA82C37A C f ìi PROGRAMMABLE DMA CONTROLLER Pin and functional compatibility with the industry standard 8237/8237A The CA82C37A is a high performance, programmable Direct Memory Access DMA controller offering pin-forpin functional compatibility with the industry standard
|
OCR Scan
|
ca82c37a8237/8237a80c8880c86 |
PDF
|
ks82c37
Abstract: samsung 540 Samsung 546 ks82c37a-5
Contextual Info: KS82C37A PROGRAMMABLE DMA CONTROLLER FEATURES/BENEFITS DESCRIPTION • Pin and functional compatibility with the industry standard 8237/8237A The KS82C37A is a high performance, programmable Direct Memory Access DMA controller offering pinfor-pin functional compatibility with the industry standard
|
OCR Scan
|
ks82c37a8237/8237a10mhz8237/8i+582c37aks82c37samsung 540samsung 546ks82c37a-5
|
PDF
|
5962R9582101QQC
Abstract: 5962R9582101QXC 5962R9582101VQC 5962R9582101VXC 82C37A HS1-82C37ARH-8 HS-80C85RH HS-80C86RH HS-82C37ARH ENCODER IC
Contextual Info: HS-82C37ARH TM Data Sheet Radiation Hardened CMOS High Performance Programmable DMA Controller The Intersil HS-82C37ARH is an enhanced, radiation hardened CMOS version of the industry standard 8237A Direct Memory Access DMA controller, fabricated using the
|
Original
|
hs-82c37arhhs-80c85rhhs-80c86rh5962r9582101qqc+65962r9582101qxc5962r9582101vqc5962r9582101vxc82c37ahs1-82c37arh-8encoder ic
|
PDF
|
74ls612
Abstract: 8237 DMA Controller Block Diagram of 8237 pin diagram 8259 memory mapper atmel 932 8259 8259 pin diagram 8254 TIMER pin diagram of 8237
Contextual Info: AT40206 Features • • • • • • • • • Fully Compatible with PC/AT Architecture Fully Compatible with 8237 DMA Controller, 8259 Interrupt Controller, 8254 Timer/Counter, and 146818 Real-Time Clock Provides 7 DMA Channels, 13 Interrupt Request Channels,
|
OCR Scan
|
at4020674ls61216-mbyte84-pin+11100pin100-pin8237 dma controllerblock diagram of 8237pin diagram 8259memory mapperatmel 93282598259 pin diagram8254 timerpin diagram of 8237
|
PDF
|
TRANSISTOR A30
Abstract: A30 TRANSISTOR Intel 8237A
Contextual Info: GFI2370A GFI2370A GFI2370A DMA CONTROLLER GENERAL DESCRIPTION : THE GFI2370A IS COMPATIBLE IN FUNCTIONALITY WITH THE INTEL 8237A 4-CHANNEL PROGRAMMABLE DMA CONTROLLER. THE PERFORMANCE IS MUCH IMPROVED OVER THE STANDARD PART. FOR A DETAILED FUNCTIONAL DESCRIPTION, SEE THE INTEL DATA BOOK.
|
OCR Scan
|
gfi2370all7000lsa2000transistor a30+2a30 transistorintel 8237a
|
PDF
|