D8000H Search Results
D8000H Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
CompactCellTM Static RAMContextual Info: PRELIMINARY Am45DL6408G Stacked Multi-Chip Package MCP Flash Memory and SRAM 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) CompactCellTM Static RAM DISTINCTIVE CHARACTERISTICS |
Original |
am45dl6408g16-bit8-bit/51273-ball+2 | |
GL032A
Abstract: S71GL032A S71GL032
|
Original |
s71gl032a16-bit1m/512k/256kgl032a+1 | |
VT82C496G
Abstract: VT82C486 VT82C496 VIA VT82C496G VT82C406MV VT82C486A vt82c496g" VT82C406 80486DX4-100 VT82C505
|
Original |
vt82c496gvt82c406mvc496gmstr16+9 | |
2561b
Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
|
OCR Scan |
cy82c6918kx212561bcpu 314 ifm+7 | |
L323CContextual Info: ADVANCE INFORMATION AMDZ1 Am29DL32xC 32 Megabit 4 M x 8 -Bit/2 M x 16-Bit CMOS 3.0 Volt-only, Sim ultaneous Operation Flash Mem ory DISTINCTIVE CHARACTERISTICS ARCHITECTURAL ADVANTAGES • Simultaneous Read/Write operations — Data can be continuously read from one bank w hile |
OCR Scan |
am29dl32xc16-bit29dl32xcl323c | |
|
Contextual Info: 47E D SIEMENS • fi23SbOS 0031bl0 <3 ■ SIEG SIEMENS AKTIENGESEL LSCHAF SAB 82C212 Page/Interleave Memory Controller of Siemens PC-AT Chipset Advance Information 157 3.90 M7E » I fl2 3 5 b 0 5 G 0 3 1 b ll SIEMENS AKTIENGESELLSCHAF □ ■ S IE G SAB 82C212 |
OCR Scan |
fi23sbos0031bl082c212m/256+2 | |
NEC V20
Abstract: 82c11 PPI 8255 interface with 8086 V30 CPU explain the 8288 bus controller 10G APD chip NEC 2561 8255 interface with 8086 Peripheral 82C601 intel 8284 clock generator
|
OCR Scan |
82c11080cb680c88100-pin+14 | |
ba37
Abstract: 48FBGA K8D1716U K8D1716UBC K8D1716UTC samsung nor flash BA251
|
Original |
k8d1716utck8d1716ubc48tsop148fbga+6 | |
|
Contextual Info: A M D il ADVANCE INFORM ATIO N M i i .i i n - i i i i n i i in.i i i « Am29DL162C/Am29DL163C 16 Megabit 2 M x 8-Bit/1 M x 16-Bit CMOS 3.0 Volt-only, Sim ultaneous Operation Flash Mem ory DISTINCTIVE CHARACTERISTICS A R C H ITEC TU R A L AD VA N TA G ES |
OCR Scan |
am29dl162c/am29dl163c16-bit29dl162c/am29dl163c | |
yg 2822
Abstract: RAS 0510 cs8221 neat Waukesha 6670 82C631 82c211 2021G 82C206 CHIPset for 80286 REG62
|
OCR Scan |
cs822182c211/82c212/82c215/82c20612mhz+12 | |
a19t
Abstract: ba1s 000IH
|
OCR Scan |
tc58fyt160/b160ft-1216-mbittc58fyt160/b160+4 | |
M420000000
Abstract: FSB073 3FE00
|
Original |
am42dl640ag16-bit73-ball5m-1994+3 | |
|
Contextual Info: FLASH MEMORY CMOS 16 M 2 M x 8 / 1 M x 16 BIT MBM29LV160T-90-12/MBM29LV16 OB-90/-12 • FEATURES • Single 3.0 V read, program and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs |
OCR Scan |
mbm29lv160t-90-12/mbm29lv16ob-90/-1248-pin46-pin+5 | |
|
Contextual Info: TO SHIBA TH 50VSF1420/1421AAXB TOSHIBA MULTI CHIP INTEGRATED CIRCUIT TENTATIVE SILICON GATE CMOS SRA M AND FLASH M EM O R Y M IXED MULTI-CHIP PACKAGE DESCRIPTION The TH50VSF1420/1421AAXB is a mixed containing a package 2,097,152-bit SRAM and a 16,777,216 bit flash memory. The SEA M is organized as 262,144 words by 8 bits and the flash memory |
OCR Scan |
50vsf1420/1421aaxbth50vsf1420/1421aaxb152-bit48-pin+2 | |
|
|
|||
BGA-48P-M13
Abstract: FPT-48P-M19 FPT-48P-M20 MBM29LV160B-12PBT
|
Original |
ds05-20846-6e9lv160t-80/-90/-12/mbm29lv160b-80/-90/-12mbm29lv160t/b16m-bit+7 | |
DL161
Abstract: DL162 DL163
|
Original |
am29dl16xd16-bitam29dl164dam29dl162d+3 | |
a19t
Abstract: TC58FVB160FT 1X16 D8000H-DFFFFH
|
OCR Scan |
tc58fvt160/b160ft-8516-mbittc58fvt160/b+6 | |
KNC 201 15
Abstract: K1503 hp 1502 vga knc 201 39 82C452 CD 1517 intergrated circuit KNC 201 82C322 LIM EMS 4.0 82C631
|
OCR Scan |
chips/28033-mhz33mhzcpi022+13 | |
8a21
Abstract: ba1s F2480 A12F TH50VSF2480AASB TH50VSF2481AASB a19t
|
OCR Scan |
f2480/2481th50vsf2480/2481aasb304-bits216-bits+9 | |
|
Contextual Info: TO SHIBA TH 50VSF1420/1421AAXB TENTATIVE TOSHIBA MULTI CHIP INTEGRATED CIRCUIT SILICON GATE CMOS SRAM AND FLASH MEMORY MIXED MULTI CHIP PACKAGE DESCRIPTION The TH50VSF1420/1421AAXB is a package of mixed 2,097,152-bit SRAM and 16,777,216-bit FLASH memory. The SRAM and FLASH memory organized 262,144 words by 8 bits SRAM and 1,048,576 |
OCR Scan |
50vsf1420/1421aaxbth50vsf1420/1421aaxb152-bit216-bit+3 | |
|
Contextual Info: CYPRESS PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Provides control for the cache, system memory, and the PCI bus PCI Bus Rev. 2.1 compliant Supports 3V Pentium™ , AMD K5, and Cyrix 6x86 M1 CPUs Support for WB or W T L1 cache |
OCR Scan |
cy82c6918kx21 | |
324T
Abstract: 2MWx16bit
|
Original |
mx69lw322/324t/b32m-bitx8/x1670/90ns+7 | |
C000H-DFFFH
Abstract: 24Blocks FB0000h-FBFFFFh 9F0000h-9FFFFFh C10000h-C1FFFFh FF4000h-FF5FFFh 8a0000h8affffh
|
Original |
mx29lw128t/b/u/d128m-bitjan/27/2003mar/28/2003+9 | |
TRS-150Contextual Info: NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com N02C1630E1AM Advance Information N02C1630E1AM Low Voltage, Extended Temperature FLASH AND SRAM COMBO MEMORY FEATURES BALL ASSIGNMENT 66-Ball FBGA Top View |
Original |
n02c1630e1am66-ball32k-word128k-words+2 | |