Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C130A Search Results

    CY7C130A Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    PLCC-52

    Abstract: CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-25JC CY7C131-35J Z1014
    Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 1K x 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1K x 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c130cy7c130acy7c131cy7c131a+9cy7c140cy7c141cy7c130/130a/cy7c131/131a/cy7c140cy7c130/130a/cy7c131/131aplcc-52cy7c131-25jccy7c131-35jz1014 PDF

    CY7C

    Abstract: CY7C130 CY7C131 CY7C140 CY7C141
    Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c130cy7c130acy7c131cy7c131a+5cy7c130/130a/cy7c131/131a/cy7c140cy7c141cy7c130/130a/cy7c131/131acy7ccy7c140 PDF

    CY7C130

    Abstract: CY7C131 CY7C140 CY7C141
    Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c130cy7c130acy7c131cy7c131a+6cy7c130/130a/cy7c131/131acy7c140/cy7c14148-pincy7c13icationcy7c140cy7c141 PDF

    Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Functional Description Features • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c130cy7c130acy7c131cy7c131a+3cy7c130/130a/cy7c131/131acy7c140/cy7c14148-pinout PDF

    7C130

    Abstract: 7c131 CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-55JXC CY7C131-55NXC MIL-STD-183 Z1014
    Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1K x 8 Dual-Port Static RAM Features Functional Description The CY7C130/130A/CY7C131/131A/CY7C140[1] and CY7C141 are high speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in


    Original
    cy7c130cy7c130acy7c131cy7c131a+13cy7c130/130a/cy7c131/131a/cy7c140cy7c141cy7c130/130a/cy7c131/131acy7c140/cy7c14116-bit7c1307c131cy7c140cy7c131-55jxccy7c131-55nxcmil-std-183z1014 PDF

    Contextual Info: CY7C130 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c130 PDF

    Contextual Info: ^ S' CY7C130/CY7C131 CY7C140/CY7C141 mm CYPRESS SEMICONDUCTOR • 1024 x 8 Dual-Port Static RAM Features Functional Description • 0.8-micron CMOS for optimum speed/power • Automatic power-down • TTL compatible • Capable of withstanding greater than


    OCR Scan
    cy7c130/cy7c131cy7c140/cy7c141cy7c140/cy7c141+3cy7c130/cy7c131cy7c130/cy7c131/cy7c140/ PDF

    Contextual Info: CY7C130 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power


    Original
    cy7c13048-pincy7c130ut PDF

    CY7C136E-55NXC

    Abstract: CY7C131E-55 cy7c136e CY7C131E-15NXI CY7C136AE-55NXI
    Contextual Info: CY7C131E, CY7C131AE CY7C136E, CY7C136AE 1 K / 2 K x 8 Dual-port Static RAM 1 K / 2 K × 8 Dual-port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K / 2 K × 8 organization


    Original
    cy7c131ecy7c131aecy7c136ecy7c136ae+4cy7c136e-55nxccy7c131e-55cy7c131e-15nxicy7c136ae-55nxi PDF