M1T1HT25FL32
Abstract: CL025G
Contextual Info: High Speed Flow-through 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT25FL32 • High Speed 1T-SRAM Standard Macro • 83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 32-Bit wide data buses
|
Original
|
32kx32m1t1ht25fl3232-bitcl025g |
PDF
|
TSMC 0.25Um
Abstract: M1T2HT25FL32 2mbit TSMC CL025G
Contextual Info: High Speed Flow-through 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT25FL32 • High Speed 1T-SRAM Standard Macro • 83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 32-Bit wide data buses
|
Original
|
64kx32m1t2ht25fl3232-bitcl025g+3tsmc 0.25um2mbittsmc cl025g
|
PDF
|
TSMC 0.25Um
Abstract: M1T1HT25PZ32 32Kx32 Synchronous
Contextual Info: High Speed Pipelined 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT25PZ32 • High Speed 1T-SRAM Standard Macro • 166 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late-late write mode timing • 32-Bit wide data buses
|
Original
|
32kx32m1t1ht25pz3232-bitcl025g+2tsmc 0.25um32kx32 synchronous
|
PDF
|
TSMC 0.25Um
Abstract: MOSYS M1T1HT25PZ32 M1T1HT25PZ64
Contextual Info: High Speed Pipelined 1-Mbit 16Kx64 Standard 1T-SRAM Embedded Memory Macro M1T1HT25PZ64 • High Speed 1T-SRAM Standard Macro • 166 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late-late write mode timing • 64-Bit wide data buses
|
Original
|
16kx64m1t1ht25pz6464-bitcl025g+3tsmc 0.25ummosysm1t1ht25pz32
|
PDF
|
M1T1HT25PZ32
Abstract: M1T2HT25PZ32 sram embedded
Contextual Info: High Speed Pipelined 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT25PZ32 • High Speed 1T-SRAM Standard Macro • 166 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late-late write mode timing • 32-Bit wide data buses
|
Original
|
64kx32m1t2ht25pz3232-bitcl025g+2m1t1ht25pz32sram embedded
|
PDF
|
M1T1HT25FL64
Contextual Info: High Speed Flow-through 1-Mbit 16Kx64 Standard 1T-SRAM Embedded Memory Macro M1T1HT25FL64 • High Speed 1T-SRAM Standard Macro • 83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 64-Bit wide data buses
|
Original
|
16kx64m1t1ht25fl6464-bitcl025g |
PDF
|
TSMC 0.25Um
Abstract: CL025G M1T2HT25FL64
Contextual Info: High Speed Flow-through 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT25FL64 • High Speed 1T-SRAM Standard Macro • 83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 64-Bit wide data buses
|
Original
|
32kx64m1t2ht25fl6464-bitcl025g+1tsmc 0.25um
|
PDF
|
TSMC 0.25Um
Abstract: M1T2HT25PZ64 CL025G TSMC CL025G
Contextual Info: High Speed Pipelined 1-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT25PZ64 • High Speed 1T-SRAM Standard Macro • 166 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late-late write mode timing • 64-Bit wide data buses
|
Original
|
32kx64m1t2ht25pz6464-bitcl025g+2tsmc 0.25umtsmc cl025g
|
PDF
|