Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 628 Search Results

    CHN 628 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Contextual Info: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original
    6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent PDF

    CHN b42

    Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
    Contextual Info: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    ADSP-21065L I-127 I-128 16-bit CHN b42 chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18 PDF

    processor cross reference

    Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
    Contextual Info:  '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or


    Original
    ADSP-21065L ADSP-21065L processor cross reference DATASHEET OF DMA dma controller ADSP-21065 CHN 643 CHN 632 CHN 617 CHN 616 CHN 642 PDF

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631 PDF

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Contextual Info: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535 PDF

    chn 924

    Abstract: chn 648 equivalent
    Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent PDF

    chn 924

    Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
    Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 TR54016, G-703, chn 924 CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545 PDF

    PJ 956

    Abstract: CHN 844 chn 729 chn 627 569T kk 729 CHN 552
    Contextual Info: 420+*~0+*- <>.7585-=>;1 <538-6 ;16-A 2EBOPMEN y 9@ jn`kZ_`e^ ZXgXY`c`kp y 5 Efid B Zfe]`^liXk`fe y QkXe[Xi[ NBA cXpflk y UXj_ k`^_k Xe[ ]clo giff]\[ kpg\j XmX`cXYc\ y Dem`ifed\ekXc ]i`\e[cp gif[lZk .PfGQ Zfdgc`Xek/ y Mlkc`e\ C`d\ej`fej> .592; o 5524 o 5624/ dd


    Original
    894dUw 644dU B374TCB 74TCB 549MNQ PJ 956 CHN 844 chn 729 chn 627 569T kk 729 CHN 552 PDF

    CHN G4 141

    Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN G4 141 PDF

    chn 427

    Abstract: chn 627 CHN 628 CHN 829 569T 2895B 5DE 98 I0 chn 729 CHN 552 chn+627
    Contextual Info: 753-+*3-+0 ?A1:8;80@A>4 ?86;09 >490D 5HERSPHQ { 9@ jn`kZ_`e^ ZXgXY`c`kp { 5 Efid B Zfe]`^liXk`fe { QkXe[Xi[ NBA cXpflk { UXj_ k`^_k Xe[ ]clo giff]\[ kpg\j XmX`cXYc\ { Dem`ifed\ekXc ]i`\e[cp gif[lZk .PfGQ Zfdgc`Xek/ { Mlkc`e\ C`d\ej`fej> .592; o 5524 o 5624/ dd


    Original
    894dUy 644dU B374TCB 74TCB 549MNQ chn 427 chn 627 CHN 628 CHN 829 569T 2895B 5DE 98 I0 chn 729 CHN 552 chn+627 PDF

    CHN 844

    Abstract: gi 9214 chn 627 chn 729 CHN 829 D5778 EZ 729 4GKA 569T chn 714
    Contextual Info: 0.,{yx,{y~ 8:*3141~9:7- 81/4~2 7-2~= .A>KLIAJ T 9@ jn`kZ_`e^ ZXgXY`c`kp T 5 Efid B Zfe]`^liXk`fe T QkXe[Xi[ NBA cXpflk T NcXjk`Z j\Xc\[ Xe[ ]clo giff]\[ kpg\j XmX`cXYc\ E`c\ Lf2>D5778<5 T Dem`ifed\ekXc ]i`\e[cp gif[lZk .PfGQ Zfdgc`Xek/ T Mlkc`e\ C`d\ej`fej> .592; o 5524 o 5624/ dd


    Original
    BOB5444648 894dU? 644dU B374TCB 74TCB 549MNQ CHN 844 gi 9214 chn 627 chn 729 CHN 829 D5778 EZ 729 4GKA 569T chn 714 PDF

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Contextual Info: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932 PDF

    EZ 729

    Abstract: CHN 628 CHN 549 sj 68 gi CHN 552
    Contextual Info: 0.,{yx,{y~ 8:*3141~9:7- 81/4~2 7-2~= .A>KLIAJ T 9@ jn`kZ_`e^ ZXgXY`c`kp T 5 Efid B Zfe]`^liXk`fe T QkXe[Xi[ NBA cXpflk T NcXjk`Z j\Xc\[ Xe[ ]clo giff]\[ kpg\j XmX`cXYc\ E`c\ Lf2>D5778<5 T SJ `ejlcXk`fe jpjk\d> BcXjj E XmX`cXYc\ T Dem`ifed\ekXc ]i`\e[cp gif[lZk .PfGQ Zfdgc`Xek/


    Original
    BOB5444648 GEC85 B374TCB 74TCB 549MNQ 894dU? 644dU EZ 729 CHN 628 CHN 549 sj 68 gi CHN 552 PDF

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Contextual Info: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00 PDF

    DMO 565 R

    Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
    Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    XRT86L34 XRT86L34 DMO 565 R CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB PDF

    DMO 565 R

    Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
    Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    XRT86L34 XRT86L34 DMO 565 R chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent PDF

    SDH 209

    Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
    Contextual Info: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    XRT86VL38 XRT86VL38 SDH 209 DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329 PDF

    dmo 565 r

    Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
    Contextual Info: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    XRT86VL32 XRT86VL32 dmo 565 r CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618 PDF

    rx1a 1244

    Abstract: CHN 616 ice 8040 ADSP-21065L h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835
    Contextual Info: ADSP-21065L SHARC DSP User’s Manual Revision 2.0, July 2003 Part Number 82-001833-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    ADSP-21065L I-127 I-128 16-bit rx1a 1244 CHN 616 ice 8040 h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835 PDF

    USS-302

    Contextual Info: Advance Data Sheet, Rev. 5 February 1999 group Lucent Technologies Bell Labs Innovations U 'M u m a UNIVERSAL SERIAL BUS USS-302 Two-Port PCI-to-USB OpenHCI Host Controller Features Description • 32-bit, 33 MHz PCI interface compliant with PCI Local Bus Specification Revision 2.1s


    OCR Scan
    USS-302 USS302 32-bit DS98-177CM PR-05 DS98-177CMPR-04) PDF

    USS302

    Contextual Info: Advance Data Sheet, Rev. 3 September 1998 Ie r o e E * c t r o n ic s g r o u p Lucent Technologies S e ll L a b s in n o v a tio n s u n iv e r s a l s e r i a l b u s USS-302 Two-Port PCI-to-USB OpenHCI Host Controller Features Description • 32-bit, 33 MHz PCI interface compliant with PCI


    OCR Scan
    USS-302 USS302 32-bit DS98-177C PR-03 DS98-177CM PR-02) PDF

    mdd 2605

    Abstract: HCPL 1458 8 pin opto KS0108 128X64 graphical LCD mdd 2601 transistor chn 952 hitachi INVC 618 Data Vision P135 H4 led smd headlight bulb transistor CHN 64 946 transistor chn 943
    Contextual Info: 755 Technical portal and online community for Design Engineers - www.element-14.com Optoelectronics, Solid State Illumination & Displays Page Alphanumeric LCD Modules . . . . . . . . . . . . . . . . . 903 Alphanumeric LED Displays . . . . . . . . . . . . . . . . . 900


    Original
    element-14 element14 mdd 2605 HCPL 1458 8 pin opto KS0108 128X64 graphical LCD mdd 2601 transistor chn 952 hitachi INVC 618 Data Vision P135 H4 led smd headlight bulb transistor CHN 64 946 transistor chn 943 PDF

    AN696 servo motor

    Abstract: 24v dc servomotor transistor 3bw AN885 BLDC 24v 5 amp smps ST AN887 mc1h an843, pic18 TC442X transistors ai 757
    Contextual Info: S E I M s i c e i r ü ? d ^ c .f r h i p a . e a s M * X \ Q l- o lH ^ . il ste p p e r S E j , brushed DC ^ s- fiE j, AC in d u c tio n £ N , switched reluctance S N a - A |^ a j 2 |£ # £ = J3W H EL ^ 7 j|S 0 | S i£ ^ fc H c K * j7 l| ft, S A |^ a j


    OCR Scan
    16HIM PIC16F684 PIC16F716 PIC16F7X7 dsPIC30F5015 TC141X TC442X TC446X -MCP606, MCP616 AN696 servo motor 24v dc servomotor transistor 3bw AN885 BLDC 24v 5 amp smps ST AN887 mc1h an843, pic18 transistors ai 757 PDF

    CHN 517

    Abstract: 6823a MICRON diode 2u
    Contextual Info: FAST CMOS 1 8 -BIT REGI STER IDT54/74FCT1 6823AT/BT/CT/ET IDT54/74FCT162823AT/BT/CT/ET FEATURES: DESCRIPTION: • C o m m o n features: The F C T 16823A T/BT/C T/ET and FC T162823AT/B T/C T/ ET 18-bit bus interface registers are built using advanced, dual metal CM O S technology. These high-speed, low-power


    OCR Scan
    IDT54/74FCT1 6823AT/BT/CT/ET IDT54/74FCT162823AT/BT/CT/ET 6823A T162823AT/B 18-bit T16823A 62823AT/B CHN 517 MICRON diode 2u PDF