BG388 Search Results

all transistor

Contextual Info: R Plastic BGA BG388 Package PK060 (v1.1) September 26, 2002 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

Contextual Info: R Plastic BGA BG388 Package PK060 (v1.0) January 10, 2002 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

SDB-505

Abstract: SDB-205 SDB-505A-RD SDB505B-GD EBR5334S SDB-205B-GD AA735 SDB-505A-GD DNP1105W SDB-505A
Contextual Info: •PRODUCT TABLE PART NO. PAGE PART NO. PAGE PART NO. PAGE AA1101F 58 BG2202S 39 BR5356K AA1101W 67 BG2222S 39 BR5362X 31 AA1102W 67 BG3365S 34 BR5363X 30 AA1111C 54 BG3822K 42 BR5364X 30 AA1111R 66 BG3889S 34 BR5373X 30 AA1112H 56 BG5304S 32 BR5374X 30 AA2202S

VR3889S

Abstract: 3889S AA3889S AY3889S BG3889S BR3889S PG3889S
Contextual Info: 3889S Series Single Color φ3 Round Shape Type Features φ3 Round shape type, Package BG,PG PY,AY AA VR,BR,PR Product features : Pale Green Surface Diffused epoxy : Pale Yellow Surface Diffused epoxy : Pale Orange Surface Diffused epoxy : Pale Red Surface Diffused epoxy

qfn 3x3 tray dimension

Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
Contextual Info: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

Contextual Info: R DS087 v2.1 March 10, 2003 System ACE MPM Solution Preliminary Product Specification Summary • • • • • • • System-level, high capacity, preconfigured solution for Virtex Series FPGAs, Virtex-II Series Platform FPGAs, and Spartan™ FPGAs

3889S

Abstract: AA3889S AY3889S BG3889S BR3889S PG3889S PR3889S PY3889S VR3889S 80F160
Contextual Info: r A C INTERFACE INC IDE D | 00E33Ô3 OOOQlOfl ^ | C fZ h L E Y . STANLEY SUPER BRIGHT > LED LAMP 03 TM TYPE SERIES •SELECTION GUIDE COLOR Red MATERIAL PART NUMBER GaAIAs BR 3 8 8 9 S GaAsP/GaP VR 3 8 8 9 S GaP PR 3 8 8 9 S BG 3 8 8 9 S Green GaP PG 3 8 8 9 S

1156-BALL

Abstract: bga 896 411PI BF957 132-ball package
Contextual Info: DataSource CD-ROM Q1-02 Contents Package Drawings Products Guide Product Data Sheets Package Drawings Packaging and Thermal Characteristics Application Notes White Papers Software/Hardware Manuals Xcell Journal Online Xcell Journal Archives Inside Out Columns

LHi 968

Abstract: CYNSE70032 CYNSE70128
Contextual Info: CYNSE70128 CYNSE70128 Network Search Engine Cypress Semiconductor Corporation Document #: 38-02040 Rev. *E • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Revised June 23, 2003 CYNSE70128 CONTENTS 1.0 OVERVIEW . 9

5962-9951902QYA

Abstract: CY37128P100-125AXC U208 5962-9952301QZC CERAMIC LEADLESS CHIP CARRIER CY37032P44-125JXC CY37512P256-100BGI CY37192 CY37256 CY37384
Contextual Info: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes

xilinx topside marking

Abstract: xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G
Contextual Info: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.6 September 22, 2010 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

ci 555

Abstract: tl 555 c BR3868S PG3668S SBR3401 SBR3431 MPR3878S spr340 PY3668S TL 555
Contextual Info: Stanley LEI $22 -SiQ T1 3 mm LED • High brightness • Side illuminations • Low current • Flangeless types • Wide angle • Flat top Round Shape o3 (T-l) Type LED Luminous Intensity Shape ilB - 6 02 13 1 a i Z 1 i ?' 3, -! Part No. ESBR/SBR3401 SPR3401

48-pin TSOP (I) flash memory

Abstract: am29lv Am29LV320D application mpm h1 a20 g6 amd CS144 XCV50E AMD 2m flash memory FPGA Virtex 6 pin configuration XC17V00
Contextual Info: ds088_1_1.fm Page 1 Wednesday, June 19, 2002 5:31 PM R DS088 v1.2 June 7, 2002 System ACE SC Solution Advance Product Specification Summary • • • • • • • System-level, high-capacity, pre-configured solution for Virtex Series FPGAs, Virtex-II Series Platform

CY37032VP44-100AI

Abstract: 5962-9952502QZC 400BA
Contextual Info: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes

18v04

Abstract: XC17v X07905 xilinx jtag cable XCV2VP50 17V01 18V00 Virtex-II Pro Prototype Platform User Guide
Contextual Info: R Chapter 3 Configuration Summary This chapter covers the following topics: • • • • • • • • • • Introduction Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode Master SelectMAP Programming Mode Slave SelectMAP Programming Mode

BR2533D

Abstract: LMD09A-LRG4 MVR5364X
Contextual Info: •PRODUCT TABLE PART NO. AA1101F AA1101W AA1102W AA1111C AA1111R AA1112H AA2202S AA2222S AA2434D AA2533D AA3365S AA3822K AA3889S AA5304S AA5305S AA5307S AA5334S AA5335S AA5351K AA5362X AA5385X AA7351K AAA101 AAA121 AABG4607K AAR101 AAR121 AN1102W AN304 AN326

CY37256P160-125AXI

Abstract: CY37032P44-125JXC 5962-9952502QZC CY37128P100-125AXC CY37032V 5962-9952301QZC 5962-9952302QZC CY37064P100-125AXI CY37512VP208-66NI tea1400
Contextual Info: Ultra37000 CPLD Family 5V and 3.3V ISR High Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs ❐ JTAG interface for reconfigurability ❐ Design changes do not cause pinout changes ❐ Design changes do not cause timing changes

RAM16X8

Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
Contextual Info: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.

AMD 2m flash memory

Abstract: XCV50E CS144 SelectMAP 48-pin TSOP (I) flash memory am29lv FPGA Virtex 6 pin configuration uAM29LV160DT AM29LV320DB90 AM29LV320DT90
Contextual Info: ds088_05.fm Page 1 Monday, September 24, 2001 3:35 PM R DS088 v1.0 September 25, 2001 System ACE SC Solution Advance Product Specification Summary of Features • • • • • • • System-level, high-capacity, pre-configured solution for Virtex and Spartan® FPGAs

CY37064

Abstract: ULTRA37000 CY37032 CY37032V CY37064V CY37128 CY37128V CY37192 CY37256 CY37384
Contextual Info: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes

PG3889S

Abstract: 3338S KR3301X KR3302X KR3308S MPR3338S MAY3378S 3372X
Contextual Info: φ 3mm Round Shape SINGLE COLOR LED KR3308S H I G H B R I G H T N E S S C O L O R • Outline Dimensions Unit: mm ■ Absolute Maximum Ratings Ta=25°C Red Item Symbol KR Pd IF IFM VR Topr Tstg ∆IF 125 50 300 4 Power Dissipation Forward Current Peak Forward Current

CY37032P44-154AXI

Abstract: CY37128P160-125AC 5962-9951902QYA CY37032 CY37032V CY37064 CY37064V CY37128 CY37128V CY37192
Contextual Info: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes

XCV50E

Abstract: SelectMAP A0-A21 CS144 VQ44 xilinx SelectMAP second source flash configuration
Contextual Info: R DS087 v1.2 June 7, 2002 System ACE MPM Solution Advance Product Specification Summary • • • • • • • System level, high capacity, pre-configured solution for Virtex™ Series FPGAs, Virtex-II Series Platform FPGAs, and Spartan™ FPGAs

Contextual Info: ▼ROUND SHAPE TYPE LED S ¿F iyui'Nj. Shape Jb 4a J7 // // // f/ JW // // /// / T a = 2 5 °C iiS S IiS ISîfïïJSi i|SsSpiM iS?ii Lens Emitted Color • BR3365S • PR3365S Red Pastel Ree • VR3365S • AA3365S • AY3365S Orange Pastel Orange Yellow Pastel