AVDD33A Search Results
AVDD33A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
ADC1275XContextual Info: 0.18µ µ m 10-BIT 500KSPS ADC ADC1275X_PC GENERAL DESCRIPTION The ADC1275X_PC is a CMOS 3.3V 10-bit analog-to-digital converter ADC . It converts the analog input signal into 10-bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. |
Original |
10-bit500kspsadc1275x | |
ADC1276XContextual Info: 0.18µ µ m 14-BIT 10MSPS ADC ADC1276X GENERAL DESCRIPTION The adc1276x is a CMOS 14bit analog-to-digital converter ADC . It converts the analog input signal into 14bit binary digital codes at a maximum sampling rate of 10MHz. The device is a monolithic ADC with an on-chip, high-performance, sample-and-hold Amplifier (SHA) and current |
Original |
14-bit10mspsadc1276x14bit+2 | |
load cell interface WITH ADC
Abstract: ADC1395X
|
Original |
10-bit500kspsadc1395x12-bit+2 | |
ADC1405XContextual Info: ADC1405X 0.13µ µm 10-BIT 80MSPS ADC GENERAL DESCRIPTION The adc1405x is a CMOS 10-bit low-voltage and high-speed A/D converter ADC for video and other applications. It has a three-step pipelined architecture, which consists of sample & hold amplifier, multiplying D/A |
Original |
adc1405x10-bit80msps363mw | |
capacitor 10u 35V
Abstract: ADC1282X 8-bit adc msps
|
Original |
adc1282x125msps165mwcapacitor 10u 35v+1 | |
ADC1295XContextual Info: ADC1295X 0.18µ µ m 8-BIT 800K ADC GENERAL DESCRIPTION The adc1295x is a CMOS 8bit A/D converter which combines an auto offset calibration comparator, high resolution R-string DAC, clock generator, 8bit successive approximation register SAR , output register, and AINC which |
Original |
adc1295x800ksps40mhz | |
lmg 162 stn
Abstract: GPL162003 PHONEJACK STEREO SW efuse ROM 7band eq GPL162003A1 GPIO14 sunplus program rom 7 band EQ gpl162003a
|
Original |
gpl162003a116-bitlmg 162 stngpl162003+7 | |
|
Contextual Info: INA– INB+ INB– INC+ INC– IND+ IND– AAF LNA PGA AAF LNA PGA AAF VREF PGA RBIAS LNA DVDD33x AAF DVDD18x PGA MUXA LNA PDWN AVDD18x INA+ AVDD33x FUNCTIONAL BLOCK DIAGRAM REFERENCE DSYNC MUX 12-BIT ADC DRV D[0:11] INADC+ INADC– SPI NOTES 1. AVDD18x = AVDD18, AVDD18ADC. |
Original |
dvdd33xdvdd18xavdd18xavdd33x+4 | |
samsung hdd motor
Abstract: DAC1269X
|
Original |
12bitdac1269x500nsavdd33a+4 | |
samsung dvd power supply circuit diagram
Abstract: ADC1298X AIP Systems STC 12
|
Original |
10bit30mspsadc1298x10-bit+3 | |
bgr 1
Abstract: ap ag
|
Original |
14bit10mspsadc1276x10mhz+4 | |
ADC1275XContextual Info: 0.18µ µ m 12-BIT 500KSPS ADC ADC1275X GENERAL DESCRIPTION The ADC1275X is a CMOS 3.3V 12-bit analog-to- digital converter ADC . It converts the analog input signal into 12bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. The device is a recycling type |
Original |
12-bit500kspsadc1275x12bit | |
io1B
Abstract: 2ao4 DAC1268XA
|
Original |
12-bit300mspsdac1268xa300mhz+5 | |
0.18Um Standard cell ST
Abstract: DAC1350X C100 V100 resistor 100ohm
|
Original |
dac1350x10-bit75msps10bit+6 | |
|
|
|||
10 ohm resistor
Abstract: DAC1268XA
|
Original |
12bit300mspsdac1268xa12-bit+5 | |
|
Contextual Info: 3.3V 10BIT 2MSPS 8-Channel DAC GENERAL DESCRIPTION dac1264x_ra3 FEATURES The dac1264x_ra is a CMOS 10Bit 8-channel D/A converter for general application. This digital to analog converter has a 10bit R-string structure. Its settling time is 500ns Typical value . |
Original |
10bitdac1264x500nsavdd33a+1 | |
ADC1341X
Abstract: AVDD12
|
Original |
10-bit500kspsadc1341xavdd12 | |
ADC1405XContextual Info: 0.13µm 10-BIT 80MSPS ADC ADC1405X GENERAL DESCRIPTION The adc1405x is a CMOS 10-bit low-voltage and high-speed A/D converter ADC for video and other applications. It has a three-step pipelined architecture, which consists of sample & hold amplifier, multiplying D/A converters |
Original |
10-bit80mspsadc1405x60msps+1 | |
|
Contextual Info: Radar Receive Path AFE: 6-Channel LNA/PGA/AAF with ADC AD8283 Data Sheet INA– INB+ INB– PGA AAF LNA PGA AAF LNA PGA AAF LNA PGA AAF RBIAS LNA VREF AAF DVDD33x PGA DVDD18x LNA MUXA AAF PDWN PGA REFERENCE DSYNC INC+ INC– MUX IND+ IND– INE+ INE– INF+ |
Original |
ad8283dvdd33xdvdd18x12-bit+3 | |
|
Contextual Info: 0.13µm 10-BIT 500KSPS ADC ADC1395X GENERAL DESCRIPTION The adc1395x is a CMOS 3.3V 10-bit analog-to-digital converter ADC . It converts the analog input signal into 10-bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. The device is a recycling type monolithic ADC with an on-chip sample-and-hold function. The ADC has power down |
Original |
10-bit500kspsadc1395xavdd33a1 | |
ap agContextual Info: 0.13µm 10-BIT 500KSPS ADC ADC1341X GENERAL DESCRIPTION The adc1341x is a CMOS 3.3V 10-bit analog-to-digital converter ADC . It converts the analog input signal into 10-bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. The device is a recycling type monolithic ADC with an on-chip sample-and-hold function. The ADC has power down |
Original |
10-bit500kspsadc1341xavdd33a1+1 | |
ADC1341XContextual Info: ADC1341X_PC 0.13µ µm 8-CHANNEL 10-BIT 500KSPS ADC GENERAL DESCRIPTION The adc1341x_pc is a CMOS 3.3V 10-bit analog-to-digital converter ADC . It converts the analog input signal into 10-bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. |
Original |
adc1341x10-bit500ksps | |
ADC1341XContextual Info: ADC1341X 0.13µ µm 10-BIT 500KSPS ADC GENERAL DESCRIPTION The adc1341x_pc is a CMOS 3.3V 10-bit analog-to-digital converter ADC . It converts the analog input signal into 10-bit binary digital codes at a maximum conversion rate of 500KSPS with 2.5MHz clock. |
Original |
adc1341x10-bit500ksps | |
|
Contextual Info: INA+ INA– INB+ INB– INC+ INC– IND+ IND– AAF LNA PGA AAF LNA PGA AAF VREF PGA RBIAS LNA DVDD33x AAF DVDD18x PGA MUXA AVDD33x LNA PDWN AVDD18x FUNCTIONAL BLOCK DIAGRAM REFERENCE DSYNC MUX 12-BIT ADC DRV D[0:11] INADC+ INADC– SPI NOTES 1. AVDD18x = AVDD18, AVDD18ADC. |
Original |
dvdd33xdvdd18xavdd33xavdd18x+4 | |