E530
Abstract: MS-012-AB 74ALS 74ALS273 N74ALS273D N74ALS273N 26 SIGNETICS
Contextual Info: Signetics 74ALS273 Flip-Flop Octal D Flip-Flop Preliminary Specification ALS Products FEATURES • Eight edge-triggered O-type flipflops • Buffered common clock • Buffered asynchronous Master Reset • See 'ALS377 for clock enable version TYPICAL fMAX
|
OCR Scan
|
74als273als377als373als374+850mhz20-pinn74als273nn74als273de530ms-012-ab74als26 signetics
|
PDF
|
74ALS273
Abstract: 74ALS N74ALS273D N74ALS273N
Contextual Info: 74ALS273 Flip-Flop Octal D Flip-Flop Preliminary Specification FEATURES TYPICAL SUPPLY CURRENT TOTAL TYPICAL fMAX TYPE • Eight edge-triggered D-type flip flops • Buffered common clock • Buffered asynchronous Master Reset • See 'ALS377 for clock enable
|
OCR Scan
|
74als273als377als373als374+474als500nsn74als273dn74als273n
|
PDF
|
ic 74 LS 138 DECODER
Abstract: Alu 181 8 bit bcd adder/subtractor f245 motorola lal 2084 TTL 74-series IC LIST internal circuitry for sr flip flop T flip flop IC LS248 4-bit bcd subtractor
Contextual Info: SG 6 0R 4 Schottky TTL • O v e r 180 LS Devices • ALS • FAST • TTL C o m p a tib le M acrocell A rra y s • RAMs • PR O M s 006844 /y err This Material Copyrighted By Its Respective Manufacturer General Inform ation TTL in Perspective proved speed — p o w e r product co m p ared to LS as a
|
OCR Scan
|
sg60r416-by-4ic 74 ls 138 decoderalu 181+88 bit bcd adder/subtractorf245 motorolalal 2084ttl 74-series ic listinternal circuitry for sr flip flopt flip flop icls2484-bit bcd subtractor
|
PDF
|
|
Contextual Info: DDi AVG Semiconductors Technical Data 377 Octal D-Type Flip-Flops with Clock Enable DV74LS377 ALS377 The DV74LS377 is an 8-bit register which uses advanced Low Power Schotttky technology. This register consists of eight D-type flip-flops with buffered common clock and enable.
|
OCR Scan
|
dv74ls377dv74als377avg-005avg-006+3ls377als3771-800-avg-semi
|
PDF
|
ls 377
Abstract: LS377 ALS377
Contextual Info: A VG Semiconductors DDi'“ Technical Data 377 Octal D-Type Flip-Flops with Clock Enable DV74LS377 ALS377 The D V 7 4 L S 3 7 7 is an 8-bit register which u se s advanced Low Power Schotttky technology. This register consists of eight D-type flip-flops with buffered common clock and enable.
|
OCR Scan
|
dv74ls377dv74als377ls377als377+21-800-avg-semils 377
|
PDF
|