NT5DS32M16CS
Abstract: NT5DS32M16CS-5T NT5DS64M8CS-5T DDR333 DDR400 NT5DS64M8CG X32116 NT5DS64M8CS
Contextual Info: NT5DS32M16CG NT5DS64M8CG NT5DS128M4CG NT5DS32M16CS NT5DS64M8CS NT5DS128M4CS 512Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
|
Original
|
nt5ds32m16cgnt5ds64m8cgnt5ds128m4cgnt5ds32m16cs+8nt5ds64m8csnt5ds128m4cs512mbddr400ddr333nt5ds32m16cs-5tnt5ds64m8cs-5tx32116
|
PDF
|
NT5DS32M16CS-5T
Abstract: NT5DS32M16CS Nanya Technology nt5ds32m16cs-6k NT5DS64M8CS-5T nt5ds64m8cg NT5DS32M16 NANYA DDR333 DDR400
Contextual Info: NT5DS32M16CS NT5DS64M8CS/NT5DS64M8CG NT5DS128M4CS 512Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Burst lengths: 2, 4, or 8
|
Original
|
nt5ds32m16csnt5ds64m8cs/nt5ds64m8cgnt5ds128m4cs512mb+9ddr400ddr333nt5ds32m16cs-5tnanya technologynt5ds32m16cs-6knt5ds64m8cs-5tnt5ds64m8cgnt5ds32m16nanya
|
PDF
|
NT5DS32M16CS-5T
Abstract: NT5DS64M8CS-5T NT5DS32M16CS nt5ds32m16cs-6k NT5DS64M8CG-5T NT5DS64M8CS-5TI NT5DS128M4CS-5T NT5DS128M4CS-6K DDR400 NT5DS64M8CG
Contextual Info: NT5DS32M16CS NT5DS64M8CS / NT5DS64M8CG NT5DS128M4CS 512Mb DDR SDRAM Feature z DLL aligns DQ and DQS transitions with CK transitions z DDR 512M bit, Die C, based on 90nm design rules z Double data rate architecture: two data transfers per clock cycle
|
Original
|
nt5ds32m16csnt5ds64m8csnt5ds64m8cgnt5ds128m4cs+9512mbnt5ds32m16cs-5tnt5ds64m8cs-5tnt5ds32m16cs-6knt5ds64m8cg-5tnt5ds64m8cs-5tint5ds128m4cs-5tnt5ds128m4cs-6kddr400
|
PDF
|