N74LS109D Search Results

N74LS109D Datasheets (1)

Filter by Manufacturer

Signetics

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
N74LS109D		Signetics	Dual J-K Positive Edge-Triggered Flip-Flop	Scan	PDF	137.86KB	5

N74LS109D Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
TTL 74109 Abstract: PIN CONFIGURATION 74109 853051 8530510 74LS109A Contextual Info: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com plementary Q and 5 outputs.	OCR Scan	LS109A 1N916, 1N3064, 500ns 500ns TTL 74109 PIN CONFIGURATION 74109 853051 8530510 74LS109A	PDF
TTL 74109 Abstract: 8530510 74109 PIN CONFIGURATION 74109 Contextual Info: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 0 9 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, S e t and R eset inputs; also com	OCR Scan	LS109A 74LS109A 33MHz 33MHz 70PULSE 500ns 500ns 1N916, 1N3064, TTL 74109 8530510 74109 PIN CONFIGURATION 74109	PDF
ic 74109 Abstract: TTL 74109 PIN CONFIGURATION 74109 8 pin dip j k flipflop ic Contextual Info: 74109 , LS109 A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION TYPE The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com	OCR Scan	LS109 74LS109A 33MHz 33MHz N74109ll 500ns 500ns ic 74109 TTL 74109 PIN CONFIGURATION 74109 8 pin dip j k flipflop ic	PDF
pin diagram of 74109 Abstract: 74109 74109 dual JK PIN CONFIGURATION 74109 TTL 74109 1N3064 1N916 74LS 74LS109 74LS109A Contextual Info: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products TYPICAL f MAX TYPICAL SUPPLY CURRENT TOTAL 74109 33MHz 9mA 74LS109A 33MHz 4mA DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K,	OCR Scan	LS109A 1N916, 1N3064, 500ns pin diagram of 74109 74109 74109 dual JK PIN CONFIGURATION 74109 TTL 74109 1N3064 1N916 74LS 74LS109 74LS109A	PDF